

Sub-1GHz Transceiver Flash MCU BC66F3653

Revision: V1.00 Date: November 01, 2023

www.holtek.com



# **Table of Contents**

Features	
CPU Features	
Peripheral Features	
RF Features	
General Description	
Block Diagram	10
Pin Assignment	11
Pin Description Internally Connected Signals	
Absolute Maximum Ratings	
D.C. Characteristics	16
Operating Voltage Characteristics	16
Operating Current Characteristics	17
Standby Current Characteristics	17
A.C. Characteristics	18
High Speed Internal Oscillator – HIRC	
External High Speed Crystal/Ceramic Oscillator – HXT	
Low Speed Internal Oscillator Characteristics – LIRC	
External Low Speed Crystal Oscillator Characteristics – LXT	
Operating Frequency Characteristic Curves System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Characteristics	
A/D Converter Electrical Characteristics	21
LVD/LVR Electrical Characteristics	23
Reference Voltage Electrical Characteristics	23
Comparator Electrical Characteristics	24
I <sup>2</sup> C Electrical Characteristics	24
Software Controlled LCD Driver Electrical Characteristics	25
RF Electrical Characteristics	25
RF SPI Characteristics	
I <sup>2</sup> C Electrical Characteristics	28
Power-on Reset Characteristics	29
System Architecture	29
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	31



Flash Program Memory	
Structure	
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	
In Application Programming – IAP	35
Data Memory	
Structure	
Data Memory Addressing	51
General Purpose Data Memory	51
Special Purpose Data Memory	51
Special Function Register Description	53
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	53
Accumulator – ACC	54
Program Counter Low Byte Register – PCL	55
Look-up Table Registers – TBLP, TBHP, TBLH	55
Status Register – STATUS	
EEPROM Data Memory	57
EEPROM Data Memory Structure	
EEPROM Registers	57
Read Operation from the EEPROM	59
Page Erase Operation to the EEPROM	59
Write Operation to the EEPROM	60
Write Protection	61
EEPROM Interrupt	61
Programming Considerations	62
Oscillators	65
Oscillator Overview	65
System Clock Configurations	65
External Crystal/Ceramic Oscillator – HXT	66
Internal High Speed Internal RC Oscillator – HIRC	67
External 32.768kHz Crystal Oscillator – LXT	67
Internal 32kHz Oscillator – LIRC	68
Operating Modes and System Clocks	
System Clocks	
System Operation Modes	69
Control Registers	
Operating Mode Switching	73
Standby Current Considerations	



Wake-up	76
Programming Considerations	77
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	77
Watchdog Timer Operation	78
Reset and Initialisation	79
Reset Functions	
Reset Initial Conditions	83
Input/Output Ports	86
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
I/O Port Source Current Control	
Pin-shared Functions	90
I/O Pin Structures	95
Programming Considerations	95
Timer Modules – TM	
Introduction	
TM Operation	96
TM Clock Source	96
TM Interrupts	97
TM External Pins	97
Programming Considerations	
Compact Type TM – CTM	
Compact Type TM Operation	
Compact Type TM Register Description	
Compact Type TM Operating Modes	104
Standard Type TM – STM	110
Standard Type TM Operation	110
Standard Type TM Register Description	110
Standard Type TM Operation Modes	115
Periodic Type TM – PTM	
Periodic Type TM Operation	
Periodic Type TM Register Description	
Periodic Type TM Operation Modes	128
Analog to Digital Converter	
A/D Converter Overview	
A/D Converter Register Description	136
A/D Converter Reference Voltage	139
A/D Converter Input Signals	
A/D Converter Operation	
A/D Conversion Rate and Timing Diagram	141



Summary of A/D Conversion Steps	
Programming Considerations	
A/D Conversion Function	143
A/D Converter Programming Examples	144
Comparator	145
Comparator Operation	
Comparator Registers	145
Comparator Interrupt	
Programming Considerations	146
Serial Interface Module – SIM	
SPI Interface	
I <sup>2</sup> C Interface	154
UART Interface	163
UART External Pins	
UART Data Transfer Scheme	
UART Status and Control Registers	
Baud Rate Generator	
UART Setup and Control	170
UART Transmitter	172
UART Receiver	173
Managing Receiver Errors	174
UART Interrupt Structure	175
UART Power Down and Wake-up	177
SCOM/SSEG Function for LCD	
LCD Operation	177
LCD Control Registers	179
Low Voltage Detector – LVD	
LVD Register	
LVD Operation	
Interrupts	
Interrupt Registers	
Interrupt Operation	
External Interrupt	
Comparator Interrupt	
Multi-function Interrupts	
A/D Converter Interrupt	190
Time Base Interrupts	
TM Interrupts	
Serial Interface Module Interrupt	
UART Transfer Interrupt	
LVD Interrupt	
EEPROM Interrupt	



Interrupt Wake-up Function	
Programming Considerations	
RF Transceiver	
Memory Mapping	
SFR Mapping and Bit Definition	194
Functional Description	
Abbreviation	246
Configuration Options	247
Application Circuits	247
Instruction Set	
Introduction	
Instruction Timing	248
Moving and Transferring Data	248
Arithmetic Operations	248
Logical and Rotate Operation	249
Branches and Control Transfer	
Bit Operations	249
Table Read Operations	
Other Operations	249
Instruction Set Summary	
Table Conventions	
Extended Instruction Set	
Instruction Definition	254
Extended Instruction Definition	
Package Information	
SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions	



### **Features**

### **CPU Features**

- · Operating voltage
  - f<sub>sys</sub>=8MHz: 1.8V~3.6V
  - f<sub>sys</sub>=12MHz: 2.7V~3.6V
  - f<sub>SYS</sub>=16MHz: 3.3V~3.6V
- Up to 0.25  $\mu s$  instruction cycle with 16MHz system clock at  $V_{\text{DD}}{=}3.3V$
- · Power down and wake-up functions to reduce power consumption
- Oscillator types
  - External High Speed Crystal HXT
  - Internal High Speed 8/12/16MHz RC HIRC
  - External Low Speed 32.768kHz Crystal LXT
  - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal 8MHz,12MHz and 16MHz oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

### **Peripheral Features**

- Flash Program Memory: 8K×16
- RAM Data Memory: 512×8
- True EEPROM Memory: 128×8
- Watchdog Timer function
- In Application Programming IAP
- 22 bidirectional I/O lines
- · Two external interrupt lines shared with I/O pins
- · Programmable I/O port source current for LED applications
- Multiple Timer Modules for time measure, compare match output, PWM output function or single pulse output function
- Serial Interfaces Module SIM for SPI or I<sup>2</sup>C communication
- Fully-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- Software controlled 18-SCOM/SSEG and 4-SSEG lines LCD driver with 1/3 bias
- + 12 external channel 12-bit resolution A/D converter with Programmable Internal Reference Voltage  $V_{\text{R}}$
- Single comparator function
- · Dual Time-Base functions for generation of fixed time interrupt signals
- Low Voltage Reset function
- Low Voltage Detect function
- Page type: 46-pin QFN



#### **RF** Features

- Frequency band: 315/433/470/868/915MHz
- OOK/GFSK modulation
- Supports 3-wire or 4-wire SPI interface
- Programmable data rate:
  - OOK: 0.5kbps~20kbps
  - GFSK: 2kbps~250kbps
- Programmable TX output power: up to 20dBm
- RF Low current consumption
  - 0.4µA deep sleep mode current with data retention
  - RX current consumption (AGC on & low data rate) @ 433.92MHz: 5.8mA
  - RX current consumption (AGC on & low data rate) @ 868.3MHz: 6.8mA
  - TX current consumption @ 433.92MHz: 33mA @ 10dBm Pout
  - + TX current consumption @ 868.3MHz: 35mA @ 10dBm POUT
- High RX sensitivity (433.92MHz)
  - -118dBm at 2kbps on-air data rate
  - -101dBm at 250kbps on-air data rate
- High RX sensitivity (868.3MHz)
  - + -117dBm at 2kbps on-air data rate
  - -101dBm at 250kbps on-air data rate
- · On-chip VCO and Fractional-N synthesizer with internal loop filter
- · Supports low cost crystal: 16MHz with integrated load capacitor
- AGC (Auto Gain Control) to achieve wide input range, up to +10dBm
- · AFC (Auto Frequency Compensation) for frequency drift due to X'tal aging
- · On-chip low power RC oscillator for WOR (Wake-on-RX) and WOT (Wake-on-TX) functions
- On-chip 8-bit RSSI (Received Signal Strength Indicator)
- Physical TX/RX FIFO buffers: TX 64 bytes, RX 64 bytes
- Simple FIFO/Block FIFO/Extend FIFO (up to 255 bytes)/Infinite FIFO modes
- · Programmable threshold for carrier detection
- Frame synchronization recognition for both FIFO mode and Direct mode
- Packet handling
  - FEC (Forward Error Correction)
  - Data whitening
  - Manchester encoding
  - CRC-16 checking
- ATR (Auto-Transmit-Receive)
  - Auto-resend
  - Auto-acknowledgment
  - WOT + Auto-resend
  - WOR + Auto-acknowledgment
- Packet filtering
  - CRC filtering
  - Address filtering



### **General Description**

The device is a Flash Memory type 8-bit high performance RISC architecture microcontroller with a sub-1GHz RF transceiver.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc. By using the In Application Programming technology, users have a convenient means to directly store their measured data in the Flash Program Memory as well as having the ability to easily update their application programs.

Analog features include a multi-channel 12-bit A/D converter and a comparator function. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM output functions. Communication with the outside world is catered for by including fully integrated SPI, I<sup>2</sup>C, and UART interface functions, three popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of external and internal low and high oscillator functions are provided including fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


The integrated RF transceiver is a high performance and low cost OOK/GFSK transceiver for wireless applications in the 315MHz, 433MHz, 470MHz, 868MHz and 915MHz frequency bands. It incorporates a highly integrated sub-1GHz transceiver and a baseband modem with programmable GFSK data rates from 2kbps to 250kbps and OOK data rates from 0.5kbps to 20kbps. Data handling features include 64-byte TX/RX FIFO and packet handling such as CRC generation, Forward Error Correction and data whitening, Manchester encoding.

The integrated RF transceiver is optimized for the very low power consumption applications. At 433MHz band, its RX mode is operated at 5.8mA and it delivers +19dBm TX output power at 71mA current consumption. A low-noise low-IF receiver can achieve -117dBm sensitivity of 2kbps data rate at 433MHz bands. A Class-E Power Amplifier can deliver up to +20dBm output power at 433/868MHz bands. A fully integrated Fractional-N synthesizer can support a wide frequency range with a fine resolution. Both loop filter and XO load capacitors are integrated to on-chip to minimize the requirement for external components.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in applications such as smart home, security, industrial/agricultural automation, data collection and recording in addition to many others.




# **Block Diagram**



10



### **Pin Assignment**



- Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.
  - 2. The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins and only available for the BC66V3653 device which is the OCDS EV chip of the BC66F3653.



# **Pin Description**

The function of each pin is listed in the following table, however the details behind how each pin is
configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAS0 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA0/STP/SCOM0/SSEG0/	STP	PAS0		CMOS	STM output
ICPDA/OCDSDA	SCOM0	PAS0		SCOM	Software controlled LCD common output
	SSEG0	PAS0		SSEG	Software controlled LCD segment output
	ICPDA		ST	CMOS	ICP Data/Address pin
	OCDSDA		ST	CMOS	OCDS Data/Address pin, for EV chip only
	PA1	PAS0 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA1/INT0/SDO/SCOM1/ SSEG1/GIO1	INTO	PAS0 INTEG INTC0 IFS	ST		External Interrupt 0
	SDO	PAS0	_	CMOS	SPI serial data output
	SCOM1	PAS0	_	SCOM	Software controlled LCD common output
	SSEG1	PAS0	_	SSEG	Software controlled LCD segment output
	GIO1			CMOS	RF multi-function I/O 1
PA2/INT1/SCOM2/SSEG2/ ICPCK/OCDSCK	PA2	PAS0 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	INT1	PAS0 INTEG INTC2 IFS	ST		External Interrupt 1
	SCOM2	PAS0		SCOM	Software controlled LCD common output
	SSEG2	PAS0		SSEG	Software controlled LCD segment output
	ICPCK		ST	_	ICP Clock pin
	OCDSCK		ST	_	OCDS Clock pin, for EV chip only
	PA3	PAS0 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA3/SDI/SDA/CX/SCOM3/	SDI	PAS0 IFS	ST	_	SPI serial data input
SSEG3	SDA	PAS0 IFS	ST	NMOS	I <sup>2</sup> C data line
	CX	PAS0		CMOS	Comparator output
	SCOM3	PAS0	—	SCOM	Software controlled LCD common output
	SSEG3	PAS0		SSEG	Software controlled LCD segment output
	PA4	PAS1 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA4/PTCK/SCOM4/SSEG4/	PTCK	PAS1	ST	_	PTM clock input
AN3	SCOM4	PAS1		SCOM	Software controlled LCD common output
	SSEG4	PAS1	_	SSEG	Software controlled LCD segment output
	AN3	PAS1	AN		A/D Converter analog input channel 3



Pin Name	Function	OPT	I/T	O/T	Description
	PA5	PAS1 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA5/SCOM5/SSEG5/AN4/	SCOM5	PAS1		SCOM	Software controlled LCD common output
VREFI	SSEG5	PAS1		SSEG	Software controlled LCD segment output
	AN4	PAS1	AN	_	A/D Converter analog input channel 4
	VREFI	PAS1	AN	—	A/D Converter PGA input
	PA6	PAS1 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA6/CTCK/SCOM6/SSEG6/	CTCK	PAS1	ST	_	CTM clock input
AN5/VREF	SCOM6	PAS1	—	SCOM	Software controlled LCD common output
	SSEG6	PAS1	—	SSEG	Software controlled LCD segment output
	AN5	PAS1	AN	_	A/D Converter analog input channel 5
	VREF	PAS1	AN	_	A/D Converter external reference voltage input
	PA7	PAS1 PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA7/PTP/SCOM7/SSEG7/	PTP	PAS1	_	CMOS	PTM output
AN6	SCOM7	PAS1	—	SCOM	Software controlled LCD common output
	SSEG7	PAS1	_	SSEG	Software controlled LCD segment output
	AN6	PAS1	AN	_	A/D Converter analog input channel 6
PB0/INT0/SCOM8/SSEG8/ AN0/XT1	PB0	PBS0 PBPU	ST	CMOS	General purpose I/O. Register enabled pull-high
	INTO	PBS0 INTEG INTC0 IFS	ST	_	External Interrupt 0
	SCOM8	PBS0	_	SCOM	Software controlled LCD common output
	SSEG8	PBS0	_	SSEG	Software controlled LCD segment output
	AN0	PBS0	AN	_	A/D Converter analog input channel 0
	XT1	PBS0	AN	_	LXT oscillator pin
	PB1	PBS0 PBPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PB1/INT1/SCOM9/SSEG9/ AN1/XT2	INT1	PBS0 INTEG INTC2 IFS	ST	_	External Interrupt 1
	SCOM9	PBS0		SCOM	Software controlled LCD common output
	SSEG9	PBS0		SSEG	Software controlled LCD segment output
	AN1	PBS0	AN	_	A/D Converter analog input channel 1
	XT2	PBS0	_	AN	LXT oscillator pin
	PB2	PBS0 PBPU	ST	CMOS	General purpose I/O. Register enabled pull-high
	STCK	PBS0	ST	_	STM clock input
PB2/STCK/STP/SCOM10/	STP	PBS0	_	CMOS	STM output
SSEG10/AN2	SCOM10	PBS0		SCOM	Software controlled LCD common output
	SSEG10	PBS0		SSEG	Software controlled LCD segment output
		-	1		



Pin Name	Function	OPT	I/T	O/T	Description
	PB3	PBS0 PBPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PB3/CTP/SCOM11/SSEG11/	CTP	PBS0		CMOS	CTM output
AN7	SCOM11	PBS0		SCOM	Software controlled LCD common output
	SSEG11	PBS0	_	SSEG	Software controlled LCD segment output
	AN7	PBS0	AN	_	A/D Converter analog input channel 7
	PB4	PBS1 PBPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PB4/CLO/SCOM12/SSEG12/	CLO	PBS1	—	CMOS	System clock output
AN8	SCOM12	PBS1	_	SCOM	Software controlled LCD common output
	SSEG12	PBS1	_	SSEG	Software controlled LCD segment output
	AN8	PBS1	AN	_	A/D Converter analog input channel 8
	PB5	PBS1 PBPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PB5/SCS/C-/SCOM13/	SCS	PBS1 IFS	ST	CMOS	SPI slave select pin
SSEG13	C-	PBS1	AN	-	Comparator negative input
	SCOM13	PBS1		SCOM	Software controlled LCD common output
	SSEG13	PBS1		SSEG	Software controlled LCD segment output
	PB6	PBS1 PBPU	ST	CMOS	General purpose I/O. Register enabled pull- high
	SCK	PBS1 IFS	ST	CMOS	SPI serial clock
PB6/SCK/SCL/C+/SSEG14/ SCOM14	SCL	PBS1 IFS	ST	NMOS	I <sup>2</sup> C clock line
	C+	PBS1	AN	_	Comparator positive input
	SCOM14	PBS1		SCOM	Software controlled LCD common output
	SSEG14	PBS1		SSEG	Software controlled LCD segment output
	PC0	PCS0 PCPU	ST	CMOS	General purpose I/O. Register enabled pull- high
PC0/TX/SCOM15/SSEG15/	TX	PCS0		CMOS	UART transmitter pin
OSC1	SCOM15	PCS0	—	SCOM	Software controlled LCD common output
	SSEG15	PCS0	—	SSEG	Software controlled LCD segment output
	OSC1	PCS0	AN	—	HXT oscillator pin
	PC1	PCS0 PCPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PC1/RX/SCOM16/SSEG16/	RX	PCS0 IFS	ST	_	UART receiver pin
OSC2	SCOM16	PCS0	—	SCOM	Software controlled LCD common output
	SSEG16	PCS0		SSEG	Software controlled LCD segment output
	OSC2	PCS0	—	AN	HXT oscillator pin
PC2/SDO/SCOM17/SSEG17	PC2	PCS0 PCPU	ST	CMOS	General purpose I/O. Register enabled pull-high
	SDO	PCS0		CMOS	SPI serial data output
	SCOM17	PCS0		SCOM	Software controlled LCD common output
	SSEG17	PCS0	—	SSEG	Software controlled LCD segment output
	PD0	PDS0 PDPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PD0/PTP/SSEG22	PTP	PDS0		CMOS	PTM output
	SSEG22	PDS0	_	SSEG	Software controlled LCD segment output



Pin Name	Function	ΟΡΤ	I/T	O/T	Description
	PD1	PDS0 PDPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PD1/RX/SSEG23/AN11	RX	PDS0 IFS	ST	_	UART RX serial data input
	SSEG23	PDS0	—	SSEG	Software controlled LCD segment output
	AN11	PDS0	AN	—	A/D Converter analog input channel 11
	PD2	PDS0 PDPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PD2/TX/SSEG24/AN10	TX	PDS0	_	CMOS	UART TX serial data output
	SSEG24	PDS0	—	SSEG	Software controlled LCD segment output
	AN10	PDS0	AN		A/D Converter analog input channel 10
	PD3	PDS0 PDPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PD3/CTP/SSEG25/AN9	CTP	PDS0	—	CMOS	CTM output
	SSEG25	PDS0	_	SSEG	Software controlled LCD segment output
	AN9	PDS0	AN	_	A/D Converter analog input channel 9
GIO3	GIO3	_	ST	CMOS	RF multi-function I/O 3
GIO4	GIO4	_	ST	CMOS	RF multi-function I/O 4
TEST	TEST		—	_	Recommend no connection, leave floating
NC	NC	_	—	_	Not connected
VDDRF	VDDRF	_	PWR	_	RF analog positive power supply
DVDDRF	DVDDRF	_	PWR	_	RF digital positive power supply
RFIN	RFIN	_	AN	_	RF LNA input
RFOUT	RFOUT		—	AN	RF power amplifier output
VSSRF	VSSRF		PWR		RF ground
ХО	XO	_	_	AO	RF crystal oscillator output
XI	XI		—	AI	RF crystal oscillator input
CLDO	CLDO		_	PWR	RF LDO output, connected to a bypass capacitor
—	VSS/EP		PWR		Exposed pad, must be connected to ground
	VDD		PWR		Digital positive power supply
VDD/AVDD	AVDD	_	PWR	_	Analog positive power supply
V00/11/00	VSS		PWR	_	Digital negative power supply
VSS/AVSS	AVSS	_	PWR	_	Analog negative power supply, ground

Legend: I/T: Input type;

OPT: Optional by register option;

PWR: Power;

ST: Schmitt Trigger input;

SSEG: Software controlled LCD SEG;

O/T: Output type; AN: Analog signal; CMOS: CMOS output; NMOS: NMOS output; SCOM: Software controlled LCD COM.

1. The VSS/EP pin is located at the exposed pad.

2. The backside plate of EP shall be well soldered to ground on PCB, otherwise it will downgrade RF performance.



### Internally Connected Signals

There are several interconnection between the MCU PC3, PC4, PC5, PC6 line and the RF transceiver SDIO, GIO2, SCK, CSN line, which are not bonded to the external package. Users should properly configure the PC3, PC4, PC5 and PC6 relevant pin-shared function selection, pull-high control and Input/Output control to implement correct interconnection.

MCU Signal Name	Туре	RF Transceiver Signal Name	Туре	Description
PC3/SDO	DI/O	SDIO	DI/O	RF SPI data input/output
PC4/SDI	DI/O	GIO2	DI/O	RF multi-function I/O 2
PC5/SCK	DO	SCK	DI	RF SPI clock input
PC6/SCS	DO	CSN	DI	RF SPI select input, low active

Legend: DI/O: Digital Input/Output;

DO: Digital Output.

### **Absolute Maximum Ratings**

Supply Voltage	$V_{ss}$ -0.3V to 3.6V
Input Voltage	$V_{\text{SS}}\text{-}0.3V$ to $V_{\text{DD}}\text{+}0.3V$
Storage Temperature	60°C to 150°C
Operating Temperature	-40°C to 85°C
I <sub>OL</sub> Total	
I <sub>OH</sub> Total	-80mA
Total Power Dissipation	
ESD HBM	±2kV

The device is ESD sensitive. HBM(Human Body Mode) is based on MIL-STD-883.

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# **D.C. Characteristics**

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

# Operating Voltage Characteristics

Ta=-40°C~85°C

Cumple of	Parameter		Test Conditions	Min	True	Max	11
Symbol		VDD	Conditions	Min.	Тур.	Max.	Unit
		f <sub>sys</sub> =f <sub>Hxt</sub> =8MHz	1.8		3.6V		
	Operating Voltage – HXT	_	f <sub>sys</sub> =f <sub>Hxt</sub> =12MHz	2.7	_	3.6V	V
			f <sub>sys</sub> =f <sub>Hxt</sub> =16MHz	3.3	_	3.6V	
V <sub>DD</sub>		_	f <sub>sys</sub> =f <sub>HIRC</sub> =8MHz	1.8	_	3.6V	
0	Operating Voltage – HIRC		f <sub>sys</sub> =f <sub>HIRC</sub> =12MHz	2.7		3.6V	V
			f <sub>sys</sub> =f <sub>HIRC</sub> =16MHz	3.3	_	3.6V	

Rev. 1.00



Ta=-40°C~85°C

Symbol	Operation Made		Test Conditions	Min	Turn	Max	Unit
Symbol	Operation Mode	VDD	Conditions	Min.	Тур.	Max.	Unit
	SLOW Mode – LIRC	1.8V	fsys=32kHz		8	16	
	SLOW MODE - LIKC	3V	ISYS-JZKIZ	—	10	20	μA
	SLOW Mode – LXT	1.8V	fsys=32768Hz		8	16	μA
	3V	ISYS-JZ70011Z		10	20	μΑ	
	1.8V	f <sub>sys</sub> =8MHz	—	0.8	1.2	mA	
	FAST Mode – HIRC	3V	ISYS-OWITIZ		1.0	1.5	
IDD		2.7V	fsys=12MHz		1.2	2.2	mA
IDD		3V			1.50	2.75	
		3.3V	f <sub>sys</sub> =16MHz		3.2	4.8	mA
		1.8V	f <sub>sys</sub> =8MHz	—	0.8	1.2	mA
		3V	ISYS-OIVINZ		1.0	1.5	IIIA
	FAST Mode – HXT	2.7V	f =12MU=		1.2	2.2	mA
	-	3V	f <sub>sys</sub> =12MHz		1.50	2.75	mA
		3.3V	f <sub>sys</sub> =16MHz		3.2	4.8	mA

### **Operating Current Characteristics**

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non-floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Operating Current values are measured using a continuous NOP instruction program loop.

			-	Т	a=25°C,	unless of	herwise s	pecified
Symbol	Operation Mode		Test Conditions	Min.	Тур.	Max.	Max.	Unit
Symbol		VDD	Conditions	IVIII.	тур.	WIGA.	@85°C	onit
		1.8V	WDT off		0.45	1.50	3.00	μA
	SLEEP Mode	3V		—	0.45	1.80	3.50	μΑ
	SLEEF MODE	1.8V	WDT on	—	1.5	3.0	7.0	
		3V WDT ON	—	1.8	3.6	8.0	μA	
	IDI EQ Mada LIDO	1.8V	f	_	2.4	4.0	8.0	
	IDLE0 Mode – LIRC	3V	f <sub>SUB</sub> on	_	3.0	5.0	9.0	μΑ
		1.8V	£	_	2.4	4.0	8.0	
	IDLE0 Mode – LXT	3V	f <sub>sub</sub> on	— 3.	3.0	5.0	9.0	μA
		1.8V	f	_	288	400	480	
Istb		3V	fsuв on, fsys=8MHz	_	360	500	600	μA
	IDLE1 Mode – HIRC	2.7V	f	_	550	700	800	
		3V	f <sub>suв</sub> on, f <sub>sys</sub> =12MHz	_	650	800	900	μA
		3.3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =16MHz	_	1.8	3.6	4.4	mA
		1.8V		_	288	400	480	
		3V	f <sub>suв</sub> on, f <sub>sys</sub> =8MHz		360	500	600	μA
	IDLE1 Mode – HXT		f on f -40MU-	_	432	600	720	
		3V	f <sub>suв</sub> on, f <sub>sys</sub> =12MHz	_	540	750	900	μA
		3.3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =16MHz	_	1.8	3.6	4.4	mA

#### **Standby Current Characteristics**

November 01, 2023



Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

## A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

### High Speed Internal Oscillator – HIRC

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and a fixed voltage of 3V.

Symbol	Parameter	Test	Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Temp.	win.	Тур.	wax.	Unit
		3V	25°C	-1%	8	+1%	
		30	-40°C~85°C	-2%	8	+2%	
		2.7V~3.6V	25°C	-2.5%	8	+2.5%	
8MHz Writer Trimmed HIRC Frequency	2.7 V~3.0V	-40°C~85°C	-3%	8	+3%	MHz	
	2.2V~3.6V	25°C	-3.5%	8	+3.5%	IVIFIZ	
		2.20-3.00	-40°C~85°C	-5%	8	+5%	- MHz
£		1.8V~3.6V	25°C	-8%	8	+8%	
f <sub>HIRC</sub>			-40°C~85°C	-13%	8	+13%	
		2)/	25°C	-1%	12	+1%	
		3V	-40°C~85°C	-2%	12	+2%	
	12MHz Writer Trimmed HIRC Frequency		25°C	-2.5%	12	+2.5%	
		2.7V~3.6V	-40°C~85°C	-3%	12	+3%	
			25°C	-2.5%	16	+2.5%	
	16MHz Writer Trimmed HIRC Frequency	3.3V~3.6V	-40°C~85°C	-3%	16	+3%	MHz

Note: 1. The 3V value for  $V_{DD}$  is provided as this is the fixed voltage at which the HIRC frequency is trimmed by the writer.

- 2. The row below the 3V trim voltage row is provided to show the values for the full  $V_{\text{DD}}$  range operating voltage.
- 3. The minimum and maximum tolerance values provided in the table are for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within  $\pm 20\%$ .

#### External High Speed Crystal/Ceramic Oscillator – HXT

Symbol	Parameter	Test	Conditions	Min.	Turn	Max.	Unit
	Fardineter	V <sub>DD</sub>	Temp.	IVIII.	Тур.	Wax.	Unit
	1.8V~3.6V		—	8	—	MHz	
fнхт	System Clock – HXT	2.7V~3.6V	-40°C~85°C	_	12	_	MHz
		3.3V~3.6V		—	16	—	MHz
t <sub>start</sub>	HXT Start Up Time	3V	-40°C~85°C	—	—	25	ms





### Low Speed Internal Oscillator Characteristics – LIRC


Symbol	Parameter	Test	Conditions	Min.	Turn	Max.	Unit
Symbol	Falameter	V <sub>DD</sub>	Temp.	IVIIII.	Тур.	wax.	Unit
£	f <sub>LIRC</sub> LIRC Frequency	3V	25°C	-2%	32	+2%	kHz
ILIRC		2.2V~3.6V	-40°C~85°C	-10%	32	+10%	kHz
<b>t</b> start	LIRC Start-up Time	_	—	_		100	μs

### External Low Speed Crystal Oscillator Characteristics – LXT

Symbol	Parameter	Tes	Min.	Turn	Max.	Unit	
		V <sub>DD</sub>	Conditions	IVIIII.	Тур.	wax.	Unit
<b>f</b> LXT	System Clock – LXT	1.8V~3.6V	-40°C~85°C	_	32768	_	Hz
<b>t</b> start	LXT Start Up Time	3V	-40°C~85°C			1000	ms
Duty Cycle	Duty Cycle		-40°C~85°C	40		60	%
R <sub>NEG</sub>	Negative Resistance	2.2V	-40°C~85°C	3×ESR	_	_	Ω

Note: C1, C2 and R<sub>P</sub> are external components. C1=C2=10pF, R<sub>P</sub>=10M\Omega, C<sub>L</sub>=7pF, ESR=30k\Omega.

### **Operating Frequency Characteristic Curves**



### System Start Up Time Characteristics

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol		VDD	Conditions	IVIIII.	Тур.	IVIAX.	Unit
			f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HXT</sub>		128	—	t <sub>HXT</sub>
System Start-up Time (Wake-up from Condition w	System Start-up Time		$f_{SYS}=f_H \sim f_H/64$ , $f_H=f_{HIRC}$		16	—	t <sub>HIRC</sub>
	(Wake-up from Condition where f <sub>SYS</sub> is off)	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LXT</sub>	—	1024	—	t <sub>LXT</sub>
			f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	—	2	—	t <sub>LIRC</sub>
t <sub>sst</sub>	System Start-up Time	_	$f_{SYS}=f_H \sim f_H/64$ , $f_H=f_{HXT}$ or $f_{HIRC}$	—	2	—	tн
	(Wake-up from Condition where f <sub>SYS</sub> is on)		fsys=fsub=fLXT or fLIRC	_	2	—	t <sub>sub</sub>
	System Speed Switch Time		$f_{\text{HXT}}\text{switches}$ from off $\rightarrow$ on	_	1024	_	t <sub>HXT</sub>
	(FAST to SLOW Mode or	—	$f_{\text{HIRC}}\text{switches}$ from off $\rightarrow$ on	_	16	_	t <sub>HIRC</sub>
	SLOW to FAST Mode)		$f_{\text{LXT}}$ switches from off $\rightarrow$ on		1024	—	t <sub>LXT</sub>



Symbol	Parameter		Test Conditions	Min.	Turn	Max	Unit
Symbol		VDD	Conditions	wiin.	Тур.	Max.	Unit
	System Reset Delay Time (Reset source from Power-on reset or LVR Hardware Reset)	_	RR <sub>POR</sub> =5V/ms				
t <sub>RSTD</sub>	System Reset Delay Time (LVRC/WDTC/RSTC Register Software Reset)	_	_	14	16	18	ms
	System Reset Delay Time (Reset Source from WDT Overflow Reset)	_	_				
t <sub>SRESET</sub>	Minimum Software Reset Width to Reset	_	_	45	90	120	μs

Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols  $t_{HIRC}$  etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC}=1/f_{HIRC}$ ,  $t_{SYS}=1/f_{SYS}$  etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

0	Demonster		Test Conditions		-		11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
VIL	Input Low Voltage for I/O Ports	-	—	0.0	_	$0.2V_{\text{DD}}$	V
VIH	Input High Voltage for I/O Ports	-	—	$0.8V_{DD}$	_	V <sub>DD</sub>	V
lol	Sink Current for I/O Ports	3V	Vol=0.1VDD	16	32	—	mA
І <sub>он</sub> Sou			V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1: m]=00B (n=0, 1; m=0, 2, 4, 6)	-0.7	-1.5	_	
	Source Current for I/O Ports	3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1: m]=01B (n=0, 1; m=0, 2, 4, 6)	-1.3	-2.5	_	mA
			V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1: m]=10B (n=0, 1; m=0, 2, 4, 6)	-1.8	-3.6	_	
			V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1: m]=11B (n=0, 1; m=0, 2, 4, 6)	-4	-8	_	
Rph	Dull high Desistance for 1/O Darta (Note)	3V	LVPU=0, PXPU=FFH (PX: PA, PB, PC, PD)	20	60	100	kO
ПРН	Pull-high Resistance for I/O Ports (Note)	30	LVPU=1, PXPU=FFH (PX: PA, PB, PC, PD)	6.67	15.00	23.00	kΩ
ILEAK	Input Leakage Current	3V	VIN=VDD or VIN=VSS	_	_	±1	μA
t <sub>тск</sub>	TM Clock Input Pin Minimum Pulse Width	—	_	0.3	_	—	μs
t <sub>INT</sub>	External Interrupt Minimum Pulse Width	—	_	10		—	μs

## Input/Output Characteristics

Note: The R<sub>PH</sub> internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R<sub>PH</sub> value.



# Memory Characteristics

			Ta=-40°C~85	5°C, unle	ess othe	erwise sp	pecified.			
Cumhal	Devenuetor		Test Conditions	Min	True	Mox	11			
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit			
V <sub>RW</sub>	V <sub>DD</sub> for Read / Write	—	—	V <sub>DDmin</sub>	_	V <sub>DDmax</sub>	V			
Flash Pro	ogram Memory / Data EEPROM Memory			-						
t <sub>FWR</sub>	Flash Program Memory Write Time	-	—	—	2.2	2.7	ms			
t <sub>FER</sub>	Flash Program Memory Erase Time	_	—		3.2	3.9	ms			
t <sub>EERD</sub>	EEPROM Read Time	_	_		_	4	t <sub>sys</sub>			
	EEPROM Write Time (Byte Mode)	_	—		5.4	6.6	ms			
teewe -	EEPROM Write Time (Page Mode)	_	—		2.2	2.7	ms			
t <sub>EEER</sub>	EEPROM Erase Time	_	_		3.2	3.9	ms			
-	Cell Endurance – Flash Program Memory	_	—	100K	_	—	E/W			
Eρ	Cell Endurance – Data EEPROM Memory	_	—	100K	_	_	E/W			
t <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C		40	_	Year			
t <sub>ACTV</sub>	ROM Activation Time – Wake-up from Power Down Mode	_	_	32	_	64	μs			
RAM Dat	RAM Data Memory									
V <sub>DR</sub>	RAM Data Retention Voltage	_	Device in SLEEP Mode	1	_	_	V			

Note:1. "E/W" means Erase/Write times.

2. The ROM activation time  $t_{ACTV}$  should be added when calculating the total system start-up time of a wake-up from the power down mode.

# A/D Converter Electrical Characteristics

			Test Conditions				
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	_	—	1.8	_	3.6	V
VADI	Input Voltage	—	_	0	_	$V_{REF}$	V
V <sub>REF</sub>	Reference Voltage	—		1.2	—	$V_{\text{DD}}$	V
NR	Resolution	—			_	12	Bit
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, $V_{REF}=V_{DD}, t_{ADCK}=2.0 \mu s$				
DNL	Differential Non-linearity		SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		2V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-3	-	+3	LSB
		3V -	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
			SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		4.014	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =2.0µs				
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
INL	Integral Non-linearity	2V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-4	_	+4	LSB
			SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
	3\	3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				



Cumula al	Demonster		Test Conditions	Min	True	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
ADC	Additional Current for A/D	1.8V	No load (t <sub>ADCK</sub> =2.0µs)	_	280	400	
IADC	Converter Enable	3V	No load (t <sub>ADCK</sub> =0.5µs)	—	450	600	μA
t <sub>ADCK</sub>	Clock Period		1.8V≤V <sub>DD</sub> <2.0V	2.0	—	10.0	
LADCK		_	2.0V≤V <sub>DD</sub> ≤3.6V	0.5	—	10.0	μs
t <sub>ADS</sub>	Sampling Time	_	_	_	4	_	<b>t</b> ADCK
t <sub>ADC</sub>	Conversion Time (Includes A/D Sample and Hold Time)	_	_		16	_	t <sub>ADCK</sub>
t <sub>on2st</sub>	A/D Converter On-to-Start Time	_		4	—	_	μs
1	Additional Current for PGA	2.2V	No load, PGAIS=1, PGAGS[1:0]=01		250	500	μA
IPGA	Enable	3V	No load, PGAIS=1, PGAGS[1:0]=01	_	300	600	μA
V <sub>OR</sub>	PGA Maximum Output Voltage	2.2V	—	V <sub>ss</sub> +0.1	_	V <sub>DD</sub> -0.1	V
VOR	Range	3V	_	V <sub>ss</sub> +0.1	_	V <sub>DD</sub> -0.1	V
\ <i>\</i>			VDD=2.2V~3.6V, VRI=VBGREF, (PGAIS=1)	-1%	2	+1%	V
V <sub>R</sub>	Fix Voltage Output of PGA	_	VDD=3.2V~3.6V, VRI=VBGREF, (PGAIS=1)	-1%	3	+1%	V
Vir	PGA Input Voltage Range	3V	Gain=1, PGAIS=0, Relative gain, Gain error<±5%	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -1.4	V
Vos_pga	PGA Input Offset Voltage	3V	Without calibration	-15	_	+15	mV

# LVD/LVR Electrical Characteristics

Ta=25°C

Sumbol	Deremeter		Test Conditions	Min	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	тур.	Max.	Unit
			LVR enable, voltage select 1.7V	-5%	1.7	+5%	
V	Low Veltage Depart Veltage		LVR enable, voltage select 1.9V	-5%	1.9	+5%	V
V <sub>LVR</sub>	Low Voltage Reset Voltage	_	LVR enable, voltage select 2.55V	-3%	2.55	+3%	v
			LVR enable, voltage select 3.15V	-3%	3.15	+3%	
			LVD enable, voltage select 1.8V		1.8		
	Low Voltago Datastar Voltago		LVD enable, voltage select 2.0V		2.0	1	
V <sub>LVD</sub>			LVD enable, voltage select 2.4V	-5%	2.4	+5%	V
	Low Voltage Detector Voltage		LVD enable, voltage select 2.7V	-5%	2.7	+3%	v
			LVD enable, voltage select 3.0V		3.0		
			LVD enable, voltage select 3.3V		3.3		
ILVRLVD	Operating Current	3V	LVD enable, LVR enable, V <sub>LVR</sub> =1.9V, V <sub>LVD</sub> =2V	_		10	μA
			For LVR enable, VBGEN=0, LVD off $\rightarrow$ on	_	_	18	
t <sub>LVDS</sub>	LVDO Stable Time	_	For LVR disable, VBGEN=0, LVD off $\rightarrow$ on	_		150	μs
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_		120	240	480	μs
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	_		60	120	240	μs
I <sub>LVR</sub>	Additional Current for LVR Enable	3V	LVD disable	_	_	8	μA
ILVD	Additional Current for LVD Enable	3V	LVR disable	_	_	8	μA



# **Reference Voltage Electrical Characteristics**

Ta=-40°C~85°C, unless otherwise specified.

Symbol	Parameter	٦	Test Conditions			Max.	Unit					
Symbol		VDD	Conditions	Min.	Тур.	WIAX.	Unit					
Vdd	Operating Voltage	—	—	1.8		3.6	V					
V <sub>BGREF</sub> Bandgap Reference Voltage	1.8V~2.2V	—	-10%	1.2	+10%	V						
	2.2V~3.6V	_	-1%	1.2	+1%	V						
IBGREF	Operating Current	3.6V	_	_	25	35	μA					
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V <sub>RIPPLE</sub> =1V <sub>P-P</sub> , f <sub>RIPPLE</sub> =100Hz	75	_	_	dB					
En	Output Noise	_	Ta=25°C, No load current, f=0.1Hz~10Hz	_	300	_	μV <sub>RMS</sub>					
Isd	Shutdown Current	_	VBGREN=0	_	_	0.1	μA					
t <sub>start</sub>	Startup Time	1.8V~3.6V	Ta=25°C		_	400	μs					


Note: The V<sub>BGREF</sub> voltage is used as the A/D converter PGA input signal.

# **Comparator Electrical Characteristics**

	Ta=25°									
Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit			
Symbol			Conditions		Тур.	wax.	Unit			
Vdd	Operating Voltage	—	—	1.8	_	3.6	V			
I <sub>CMP</sub>	Additional Current for Comparator Enable	3V	—	_	70	90	μA			
Ісэтв	Power Down Current	3V	Comparator disable	_	_	0.1	μA			
V <sub>CM</sub>	Common Mode Voltage Range	3V	—	Vss	—	V <sub>DD</sub> -1	V			
Aol	Open Loop Gain	3V	_	60	80	—	dB			
V	Liveteracia	3V	CMPHYEN=0	0	0	5	mV			
V <sub>HYS</sub>	Hysteresis	3V	CMPHYEN=1	5	24	30	mV			
t <sub>RP</sub>	Response Time	3V	With 100mV overdrive (1) (2)		200	400	ns			

Note: 1. All measurement is under the condition where the comparator positive input voltage is equal to  $(V_{DD}-1)/2$  and remains constant.

- 2. Measured with comparator one input pin at  $V_{CM}=(V_{DD}-1)/2$  while the other pin input transition from  $V_{SS}$  to  $(V_{CM}+100mV)$  or from  $V_{DD}$  to  $(V_{CM}-100mV)$ .
- 3. Load Condition: C<sub>LOAD</sub>=50pF.






# I<sup>2</sup>C Electrical Characteristics

	1					-	Ta=25°C	
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit	
Symbol	Falameter	V <sub>DD</sub>	Conditions		тур.	Wax.	Unit	
			No clock debounce	2	_	—		
	I <sup>2</sup> C Standard Mode (100kHz) f <sub>SYS</sub> Frequency <sup>(Note)</sup>	_	2 system clock debounce	4	_	—	MHz	
f <sub>I2C</sub>	litequency		4 system clock debounce	4	_	—		
II2C			No clock debounce	4	_	—		
	I <sup>2</sup> C Fast Mode (400kHz) f <sub>SYS</sub> Frequency <sup>(Note)</sup>	—	2 system clock debounce	8		—	MHz	
			4 system clock debounce	8	_	_		
£		3V	Standard mode	_	_	100	kHz	
f <sub>SCL</sub>	SCL Clock Frequency	3V	Fast mode	_	_	400	KHZ	
		3V	Standard mode	3.5	_	—		
t <sub>SCL(H)</sub>	SCL Clock High Time	3V	Fast mode	0.9	_	—	μs	
+	SCL Clock Low Time	3V	Standard mode	3.5	_	—		
t <sub>SCL(L)</sub>		3V	Fast mode	0.9	_	_	μs	
	SCL and SDA Fall Time	3V	Standard mode	_	_	1.3		
t <sub>FALL</sub>	SCL and SDA Fail Time	3V	Fast mode	_	_	0.34	μs	
	SCL and SDA Rise Time	3V	Standard mode		_	1.3		
t <sub>RISE</sub>	SCL and SDA Rise Time	3V	Fast mode	_	_	0.34	μs	
		21/	Standard mode	0.25	_	—		
$t_{\rm SU(SDA)}$	SDA Data Setup Time	3V	Fast mode	0.1	_	_	μs	
t <sub>H(SDA)</sub>	SDA Data Hold Time	3V	_	0.1	_	—	μs	
t <sub>VD(SDA)</sub>	SDA Data Valid Time	3V	_	_	_	0.6	μs	
+	Start Condition Satur Time	3V	Standard mode	3.5	_	_		
t <sub>su(sta)</sub>	Start Condition Setup Time	30	Fast mode	0.6	_	_	μs	
t <sub>H(STA)</sub>	Start Condition Hold Time	3V	_	0.6	_	_	μs	
+	Stop Condition Sotup Time	3V	Standard mode	3.5		_		
t <sub>su(sto)</sub>	Stop Condition Setup Time	3V	Fast mode	0.6	_	_	μs	

Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.





# Software Controlled LCD Driver Electrical Characteristics

						Ta=-40°	C~85°C
Symbol	Parameter	Те	st Conditions	Min.	Turn	Max.	Unit
Symbol	Farameter		Conditions	win.	Тур.	wax.	Unit
	Bias Current		ISEL[1:0]=00	5.81	8.30	10.79	
		3V	ISEL[1:0]=01	11.62	16.60	21.58	μA
BIAS		30	ISEL[1:0]=10	35	50	65	
			ISEL[1:0]=11	70	100	130	
V <sub>SCOM</sub>	V <sub>DD</sub> ×2/3 Voltage for LCD SCOM/SSEG Output	2.2V~ 3.6V	No load	0.305 V <sub>DD</sub>	0.330 V <sub>DD</sub>	0.355 V <sub>DD</sub>	V
V <sub>SCOM1</sub>	V <sub>DD</sub> ×1/3 Voltage for LCD SCOM/SSEG Output	2.2V~ 3.6V	No load	0.31 V <sub>DD</sub>	0.33 V <sub>DD</sub>	0.35 V <sub>DD</sub>	V

# **RF Electrical Characteristics**

Ta=25°C, V<sub>DD</sub>=3.3V, f<sub>XTAL</sub>=16MHz, GFSK modulation with matching circuit and low/high pass filter, RF output is powered by V<sub>DD</sub> (3.3V), unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit			
Тор	Operating Temperature	_	-40	_	85	°C			
V <sub>DD</sub>	Supply Voltage	_	1.8	3.3	3.6	V			
Digital I/	Os	1							
VIH	High Level Input Voltage	_	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V			
VIL	Low Level Input Voltage	_	0	_	0.3×V <sub>DD</sub>	V			
Vон	High Level Output Voltage	I <sub>он</sub> =-5mA	0.8×V <sub>DD</sub>	_	V <sub>DD</sub>	V			
V <sub>OL</sub>	Low Level Output Voltage	I <sub>oL</sub> =5mA	0	_	0.2×V <sub>DD</sub>	V			
Current	Consumption	1			1				
Sleep	Deep Sleep Mode Current Consumption	_	_	0.4	1.0	μA			
l <sub>IL</sub>	Idle Mode Current Consumption	LIRC on, X'tal off	_	1.6	_	μA			
LightSleep	Light Sleep Mode Current Consumption	X'tal on	_	0.6		mA			
IStandby	Standby Mode Current Consumption @ 315/433MHz	With Long Dentile sime and	_	3.9	_				
	Standby Mode Current Consumption @ 868/915MHz	X'tal on, Synthesizer on	_	3.9	_	mA			
		RX mode @ 2kbps	_	5.8	_				
		RX mode @ 250kbps	_	6.4	_				
		TX mode @ 0dBm Pout	_	19					
	433MHz Band Current Consumption	TX mode @ 10dBm Pout	_	33		mA			
		TX mode @ 13dBm Pout	_	43	_				
1		TX mode @ 19dBm Pout	_	71	_				
$I_{RX}$ or $I_{TX}$		RX mode @ 2kbps	_	6.8	_				
		RX mode @ 250kbps	_	7.5	_				
		TX mode @ 0dBm Pout	_	19	_				
	868MHz Band Current Consumption	TX mode @ 10dBm P <sub>OUT</sub>	_	35	_	mA			
		TX mode @ 13dBm Pout	_	47	_				
		TX mode @ 19dBm Pout	_	88	_				
Rph	Pull-high Resistance for I/O Ports	3.3V	_	33	_	kΩ			



Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Characteristics					
	315MHz band		315		
	433MHz band		433.92	_	1
RF Frequency Band	470~510MHz band		490	_	MHz
	868MHz band		868.3		1
	915MHz band		915		
	OOK modulation	0.5	_	20	
Data Rate	GFSK modulation	2	_	250	kbps
RF Internal Low Frequency RC Oscillator	3.3V	-10%	32.768	+10%	kHz
itter					
TV Octor to Decem	433MHz band	0	_	20	
TX Output Power	868MHz band	0	_	20	dBm
	f<1GHz		_	-36	
	47MHz <f<74mhz< td=""><td></td><td></td><td></td><td>1</td></f<74mhz<>				1
	87.5MHz <f<118mhz< td=""><td></td><td></td><td><b>F</b> 4</td><td></td></f<118mhz<>			<b>F</b> 4	
IX Spurious Emission (Pout=10dBm)	174MHz <f<230mhz< td=""><td>_</td><td>  -  </td><td>-54</td><td>dBm</td></f<230mhz<>	_	-	-54	dBm
	470MHz <f<862mhz< td=""><td></td><td></td><td></td><td></td></f<862mhz<>				
	2 <sup>nd</sup> , 3 <sup>rd</sup> Harmonic	_		-30	1
er en					
RX Settling Time	Light Sleep mode to RX mode		150		μs
	<b>o</b> ,		-117		
			-110		
433MHz RX Sensitivity @ BER=0.1%			-107	_	dBm
, 0					
			-100		1
			-116		
			-110		
868MHz RX Sensitivity @ BER=0.1%			-106	_	dBm
			-103		
				_	-
Maximum Input Power		_		10	dBm
1	_	_	25	_	dB
	25MHz~1GHz	_	_	-57	
RX Spurious	Above 1GHz	_		-47	dBm
RSSI Range		-110	_	-10	dBm
racteristics			1		
	315MHz band	290		335	
			_		1
RF Frequency Coverage Range					MHz
					1
LO Frequency Resolution				1050	kHz
	=			1	1112
	@ 100kHz offset		_91		
433MHz Phase Noise	@ 100kHz offset	_	-91 -110		dDa/
	<ul><li>@ 100kHz offset</li><li>@ 1MHz offset</li><li>@ 100kHz offset</li></ul>	_	-91 -110 -82		dBc/ Hz
	Characteristics         RF Frequency Band         Data Rate         RF Internal Low Frequency RC Oscillator         itter         TX Output Power         TX Spurious Emission (Pour=10dBm)         r         RX Settling Time         433MHz RX Sensitivity @ BER=0.1%         868MHz RX Sensitivity @ BER=0.1%         Maximum Input Power         Image Rejection         RX Spurious         RSSI Range	Characteristics         315MHz band           RF Frequency Band         433MHz band           470-510MHz band         868MHz band           915MHz band         915MHz band           Data Rate         OOK modulation           RF Internal Low Frequency RC Oscillator         3.3V           Itter         433MHz band           TX Output Power         433MHz band           RF Internal Low Frequency RC Oscillator         3.3V           Itter         433MHz band           TX Output Power         433MHz band           RF         f<1GHz	Characteristics         315MHz band	Characteristics         315MHz band          315           RF Frequency Band         433MHz band          433.92           4700-510MHz band          4868.3           Data Rate         OOK modulation         0.5            RF Internal Low Frequency RC Oscillator         3.3V         -10%         32.768           itter	Characteristics         315MHz band          315            RF Frequency Band         433MHz band          433.9            470-510MHz band          468.3          915            Data Rate         OK modulation         0.5         -         20           RF Internal Low Frequency RC Oscillator         3.3V         -10%         32.768         +10%           TX Output Power         433MHz band         0          20           FX Spurious Emission (Pour=10dBm)         433MHz cand         0          20           470-510MHz Ke82MHz           -366           7X Output Power         433MHz band         0          20           F<1GHz



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Crystal	Oscillator					
<b>f</b> <sub>XTAL</sub>	X'tal Frequency	_	_	16		MHz
ESR	X'tal Equivalent Series Resistance	_	_	_	100	Ω
CLOAD	X'tal Capacitor Load	_	8	12	16	pF
TOL	X'tal Tolerance (Note)	_	-20	_	+20	ppm
4	Vital Startun Time	49US XO	_	1		
t <sub>su</sub> X	X'tal Startup Time	3225SMD XO	_	2		ms


Note: 1. When the data rate is 2kbps at 315/433.92MHz, an X'tal with a tolerance of ±10ppm should be used. 2. When the data rate is 2kbps at 868/915MHz, an X'tal with a tolerance of ±5ppm should be used.

### **RF SPI Characteristics**

						Ta=25°C
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
f <sub>scк</sub>	RF SCK Frequency	_		4		MHz
t <sub>scкн</sub>	RF SCK High Time	_	62.5	_		ns
tsckl	RF SCK Low Time	_	62.5	_		ns
ts_sdio	RF SDIO Input Setup Time	—	20	_		ns
t <sub>H_SDIO</sub>	RF SDIO Input Hold Time	_	20	_		ns
ts_csN	RF CSN to SCK Active	—	30	_		ns
t <sub>H_CSN</sub>	RF SCK Inactive to CSN Inactive	_	30	_	_	ns

# **Power-on Reset Characteristics**

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
			Conditions	wiin.	Тур.	WICK.	Unit
VPOR	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset		_		_	100	mV
RRPOR	V_DD Rising Rate to Ensure Power-on Reset		—	0.035	_		V/ms
t <sub>POR</sub>	Minimum Time for $V_{\text{DD}}$ Stays at $V_{\text{POR}}$ to Ensure Power-on Reset	_	_	1	_	_	ms






### System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to these are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

### **Clocking and Pipelining**


The main system clock, derived from either an HXT, LXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining





#### Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
High Byte	Low Byte (PCL)				
PC12~PC8	PCL7~PCL0				

#### **Program Counter**


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.





If the stack is overflow, the first Program Counter save in the stack will be lost.

### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LOR, LXOR, LANDM, LORM, LXORM, LCPL, LCPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSZ, LSZA, LSNZ, LSIZ, LSDZ, LSIZA, LSDZA




### Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

### Structure

The Program Memory has a capacity of  $8K \times 16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be arranged in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.


### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in Sector 0. If the memory [m] is located in other sectors except sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".



The accompanying diagram illustrates the addressing data flow of the look-up table.



### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 8K words Program Memory of the device. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "1F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### Table Read Program Example

tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
:	
mov a,06h	; initialise low table pointer - note that this address is referenced
mov tblp,a	; to the last page or the page that tbhp pointed
mov a,1Fh	; initialise high table pointer
mov tbhp,a	,,
:	
:	
tabrd tempreg1	; transfers value in table referenced by table pointer,
1 5	; data at program memory address "1F06H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrd tempreg2	; transfers value in table referenced by table pointer,
1 5	; data at program memory address "1F05H" transferred to tempreg2 and TBLH
	; in this example the data "1AH" is transferred to tempreg1 and data "OFH" to
	; register tempreg2
	; the value "OOH" will be transferred to the high byte register TBLH
:	,
:	
org 1F00h	; sets initial address of program memory
	00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:	,,,,
•	



#### In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, a means of programming the microcontroller in-circuit has provided using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD/AVDD	Power Supply
VSS	VSS/AVSS	Power Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user can take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

### **On-Chip Debug Support – OCDS**

There is an EV chip named BC66V3653 which is used to emulate the real MCU device named BC66F3653. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".



Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD/AVDD	Power Supply
VSS	VSS/AVSS	Power Ground

### In Application Programming – IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of the IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

#### Flash Memory Read/Write Size

The Flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 32 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.


Operations	Format			
Erase	32 words/page			
Write	32 words/time			
Read 1 word/time				
Note: Page size = Write buffer size = 32 words.				

Page	FARH	FARL[7:5]	FARL[4:0]
0	0000 0000	000	
1	0000 0000	001	
2	0000 0000	010	
3	0000 0000	011	
4	0000 0000	100	Tag Address
:	:	:	
:	:	:	
254	0001 1111	110	
255	0001 1111	111	

IAP Operation Format

Page Number and Address Selection





Flash Memory IAP Read/Write Structure

#### Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FC2 register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to low by the hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 32 words corresponding to a page. The write buffer address is mapped to a specific flash memory page specified by the memory address bits, FA12~FA5. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the flash memory address reaches the page boundary, 11111b of a page with 32 words, the address will now not be incremented but will stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by the hardware. Note that the write buffer should be cleared manually by the application program when the data written into the flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.



#### IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and three control registers. All the registers are located in Sector 0. Read and Write operations to the Flash memory are carried out by 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0, FC1 and FC2.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
FC0	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD	
FC1	D7	D6	D5	D4	D3	D2	D1	D0	
FC2	_	_	_	_	_	_	_	CLWB	
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0	
FARH	—	—	—	FA12	FA11	FA10	FA9	FA8	
FD0L	D7	D6	D5	D4	D3	D2	D1	D0	
FD0H	D15	D14	D13	D12	D11	D10	D9	D8	
FD1L	D7	D6	D5	D4	D3	D2	D1	D0	
FD1H	D15	D14	D13	D12	D11	D10	D9	D8	
FD2L	D7	D6	D5	D4	D3	D2	D1	D0	
FD2H	D15	D14	D13	D12	D11	D10	D9	D8	
FD3L	D7	D6	D5	D4	D3	D2	D1	D0	
FD3H	D15	D14	D13	D12	D11	D10	D9	D8	

**IAP Register List** 

#### • FARL Register

Bit	7	6	5	4	3	2	1	0
Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **FA7~FA0**: Flash Memory Address bit 7 ~ bit 0

### FARH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	FA12	FA11	FA10	FA9	FA8
R/W	_	—	—	R/W	R/W	R/W	R/W	R/W
POR	—		—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 FA12~FA8: Flash Memory Address bit 12 ~ bit 8

#### FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The first Flash Memory data bit 7 ~ bit 0

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.



## FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The first Flash Memory data bit 15 ~ bit 8

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.

## FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The second Flash Memory data bit 7 ~ bit 0

## FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The second Flash Memory data bit 15 ~ bit 8

## FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The third Flash Memory data bit  $7 \sim bit 0$ 

## FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The third Flash Memory data bit 15 ~ bit 8

## FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The fourth Flash Memory data bit 7 ~ bit 0



## FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The fourth Flash Memory data bit 15 ~ bit 8

#### FC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

CFWEN: Flash Memory Erase/Write function enable control

0: Flash Memory erase/write function is disabled

1: Flash Memory erase/write function has been successfully enabled

When this bit is cleared to zero by application program, the Flash Memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing "1" into this bit results in no action. This bit is used to indicate that the Flash Memory erase/write function status. When this bit is set high by hardware, it means that the Flash Memory erase/write function is enabled successfully. Otherwise, the Flash Memory erase/write function is disabled as the bit content is zero.

#### Bit 6~4 FMOD2~FMOD0: Flash Memory Mode selection

- 000: Write Mode
- 001: Page Erase Mode
- 010: Reserved
- 011: Read Mode
- 100: Reserved
- 101: Reserved
- 110: Flash Memory Erase/Write function Enable Mode
- 111: Reserved

These bits are used to select the Flash Memory operation modes. Note that the "Flash memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.

#### Bit 3 **FWPEN:** Flash Memory Erase/Write function enable procedure trigger

0: Erase/Write function enable procedure is not triggered or procedure timer times out 1: Erase/Write function enable procedure is triggered and procedure timer starts to count This bit is used to activate the flash memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared to zero by the hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the FWPEN bit is set high.

- Bit 2 **FWT:** Flash Memory write initiate control
  - 0: Do not initiate Flash Memory write or indicating that a Flash Memory write process has completed
  - 1: Initiate a Flash Memory write process

This bit is set by software and cleared to zero by the hardware when the Flash memory write process has completed.

## Bit 1 FRDEN: Flash Memory read enabled bit

- 0: Flash Memory read disable
- 1: Flash Memory read enable

This is the Flash memory Read Enable bit which must be set high before any Flash memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.



#### Bit 0 FRD: Flash Memory read control bit

- 0: Do not initiate Flash Memory read or indicating that a Flash Memory read process has completed
- 1: Initiate a Flash Memory read process

This bit is set by software and cleared to zero by the hardware when the Flash memory read process has completed.

Note: 1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.

- 2. Ensure that the  $f_{SUB}$  clock is stable before executing the erase or write operation.
- 3. Note that the CPU will be stopped when a read, erase or write operation is successfully activated.
- 4. Ensure that the read, erase or write operation is totally complete before executing other operations.

### • FC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.

## FC2 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	_	—	CLWB
R/W	—	—	—	—	_	_	—	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0

CLWB: Flash Memory Write buffer clear control

0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed

1: Initiate a Write Buffer Clear process

This bit is set by software and cleared to zero by hardware when the Write Buffer Clear process has completed.




#### Flash Memory Erase/Write Flow

It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the flash memory contents are correctly updated.

Flash Memory Erase/Write Flow Descriptions:

- 1. Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will automatically be set high by hardware. After this, Erase or Write operations can be executed on the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for details.
- 2. Configure the flash memory address to select the desired erase page, tag address and then erase this page. For a page erase operation, set the FARL and FARH registers to specify the start address of the erase page, then write dummy data into the FD0H register to tag address. The current address will be internally incremented by one after each dummy data is written into the FD0H register. When the address reaches the page boundary, 11111b, the address will not be further incremented but stop at the last address of the page. Note that the write operation to the FD0H register is used to tag address, it must be implemented to determine which addresses to be erased.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the flash memory contents and to check if the contents is 0000h or not. If the flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the flash memory contents and check if the written data is correct or not. If the data read from the flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are completed and no more pages need to be erased or written.





Flash Memory Erase/Write Flow

Note: \* The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.



### Flash Memory Erase/Write Function Enable Procedure


The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.

#### Flash Memory Erase/Write Function Enable Procedure Description

- Write data "110" to the FMOD [2:0] bits in the FC0 register to select the Flash Memory Erase/ Write Function Enable Mode.
- 2. Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Enable Function. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to zero by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.





Flash Memory Erase/Write Function Enable Procedure



#### **Flash Memory Write Procedure**

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the flash memory can be loaded into the write buffer. The selected flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 32 words, known as a page, whose address is mapped to a specific flash memory page specified by the memory address bits, FA12~FA5. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA12~FA5, specify.

#### Flash Memory Consecutive Write Description

The maximum amount of write data is 32 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should first be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.


- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 32 words.
- 6. Set the FWT bit high to write the data words from the write buffer to the flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.

8. Clear the CFWEN bit low to disable the Flash memory erase/write function.





Flash Memory Consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease. 2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation.



#### Flash Memory Non-Consecutive Write Description

The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.

- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.


- 8. Setup the desired address ADDR2 in the FARH and FARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 10. Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.

Go to step 11 if the write operation is successful.

11. Clear the CFWEN bit low to disable the Flash memory erase/write function.







Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease. 2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation.




#### Important Points to Note for Flash Memory Write Operations

- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. After the data is written into the flash memory the flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then write the data again into the write buffer. Then activate a write operation on the same flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the flash memory is correct.
- 5. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

### **Flash Memory Read Procedure**

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the flash memory read operation is executed.



#### Flash Memory Read Procedure

Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease. 2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.



# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.


Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value when using the indirectly accessing method.

## Structure

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Memory	General Purpose Data Memory				
Located Sectors	Capacity	Sector: Address			
0.0011 7511		0: 80H~FFH			
0: 00H~7FH 1: 40H (EEC only)	512×8	1: 80H~FFH 2: 80H~FFH			
		3: 80H~FFH			



**Data Memory Summary** 

Data Memory Structure



## **Data Memory Addressing**

For the device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. The desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except Sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 10 valid bits, the high byte indicates a sector and the low byte indicates a specific address within the sector.

## **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programming for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

## Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Sector 0	' Contor 1
00H	Sector 0 IAR0	Sector 1
00H 01H	MP0	
02H	IAR1	
03H	MP1L	
04H	MP1H	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	TBHP	
0AH	STATUS	
0BH		
0CH	IAR2	
0DH	MP2L	
0EH	MP2H	
0FH	RSTFC	
10H	INTEG	
11H	INTCO	
12H	INTC1	
13H	INTC2	
14H	PA	
15H	PAC	
16H	PAPU	
17H	PAWU	
18H	LVDC	
19H	SCC	
1AH	WDTC	
1BH	TBOC	
1CH	HIRCC	
1DH	LVRC	
1EH	EEA	
1FH	EED SADOL	
20H	SADOL	
21H 22H	SADOH SADC0	
22H 23H	SADC0	
23H 24H	SADC1	
24H 25H	PB	
26H	PBC	
27H	PBPU	
28H	CTMC0	
29H	CTMC1	
2AH	CTMDL	
2BH	CTMDH	
2CH	CTMAL	
2DH	СТМАН	
2EH	CTMRP	
2FH	STMC0	
30H	STMC1	
31H	STMDL	
32H	STMDH	
33H	STMAL	
34H	STMAH	
35H	STMRP	
36H	HXTC	
37H	PTMC0	
38H	PTMC1	
39H	PTMDL	
3AH	PTMDH	
3BH	PTMAL	
3CH	PTMAH	
3DH	PTMRPL	
3EH	PTMRPH	
3FH	CMPC	

	Sector 0	Sector 1
40H		EEC
41H	PC	
42H	PCC	
43H	PCPU	
44H	LXTC	
45H	SIMC0	
46H	SIMC1	
47H	SIMD	-
48H	SIMC2/SIMA	
49H 4AH	SIMTOC VBGRC	-
4AH 4BH	TB1C	-
4CH	MFI0	-
4DH	MFI1	1
4EH	MFI2	1
4FH	SLEDCO	1
50H	SLEDC1	1
51H	IFS	1
52H	PD	1
53H	PDC	1
54H	PDPU	
55H	USR	
56H	UCR1	]
57H	UCR2	
58H	BRG	
59H	TXR_RXR	
5AH	LVPUC	
5BH	PAS0	-
5CH	PAS1	-
5DH	PBS0	
5EH	PBS1 PCS0	
5FH	PCS0 PCS1	-
60H 61H	PDS0	-
62H	SLCDC0	-
63H	SLCDS0	1
64H	SLCDS1	-
65H	SLCDS2	
66H	PSCOR	
67H	PSC1R	1
68H	RSTC	1
69H	FC0	
6AH	FC1	
6BH	FC2	]
6CH	FARL	
6DH	FARH	
6EH	FD0L	
6FH	FD0H	
70H	FD1L	
71H	FD1H	
72H	FD2L	-
73H	FD2H	-
74H	FD3L FD3H	
75H 76H	гизп	4
76H 77H		
78H		
79H		
7AH		
7BH		
7CH		
7DH		
7EH		
7FH		

: Unused, read as 00H

## Special Purpose Data Memory



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

## Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will result of "00H" and writing to the registers will result in no operation.

## Memory Pointers - MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example

#### Example 1

```
data .section 'data
adres1 db ?
adres2
       db ?
adres3 db ?
adres4 db ?
        db ?
block
code .section at 0 'code'
org OOh
start:
     mov a, 04h
                             ; setup size of block
     mov block, a
     mov a, offset adres1
                             ; Accumulator loaded with first RAM address
     mov mp0, a
                              ; setup memory pointer with first RAM address
loop:
     clr IAR0
                             ; clear the data at address defined by MPO
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```



## Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
    mov a, 04h
                           ; setup size of block
    mov block, a
    mov a, 01h
                           ; setup the memory sector
    mov mplh, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mpll, a
                          ; setup memory pointer with first RAM address
loop:
    clr IAR1
                           ; clear the data at address defined by MP1L
    inc mpll
                           ; increment memory pointer MP1L
     sdz block
                           ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

#### **Direct Addressing Program Example using extended instructions**

```
data .section 'data'
temp
      db ?
code .section at 0 'code'
org OOh
start:
                          ; move [m] data to acc
    lmov a, [m]
                          ; compare [m] and [m+1] data
    lsub a, [m+1]
    snz c
                           ; [m]>[m+1]?
    jmp continue
                          ; no
    lmov a, [m]
                           ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
     lmov [m+1], a
continue:
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

## Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.



## Program Counter Low Byte Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

## Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be set before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

## Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



Bit	7	6	5	4	3	2	1	0		
Name	SC	CZ	TO	PDF	OV	Z	AC	С		
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W		
POR	х	х	0	0	х	х	х	х		
							">	k": unknov		
Bit 7	SC: The result of the "XOR" operation which is performed by the OV flag and the MSI									
	of the in	struction op	eration resu	ılt						
Bit 6		operationa			-					
		B/SUBM/LS						-		
		SBCM/LS								
		performed		-	-		t operation	zero flag.		
		r instruction		lag will not	t be affected	1.				
Bit 5		tchdog Tim er power up	U	ag tha "CUI	WDT" or	"ЦАТТ";	struction			
		atchdog tin		e	C WD1 01	NALI II	Istruction			
Bit 4		wer down								
		er power up	e	ng the "CLI	R WDT" ins	struction				
	1: By 6	executing th	ne "HALT"	instruction						
Bit 3		erflow flag								
		overflow	<b>1</b> . •							
	1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa									
Bit 2	-			515a						
DIL 2	<b>Z</b> : Zero flag 0: The result of an arithmetic or logical operation is not zero									
		result of ar		0	*					
Bit 1	AC: Au	kiliary flag								
		0: No auxiliary carry								
	1: An operation results in a carry out of the low nibbles in addition, or no borrow fron the high nibble into the low nibble in subtraction									
<b>.</b>		-	into the low	/ nibble in s	ubtraction					
Bit 0	C: Carry	r flag carry-out								
		operation re	sults in a ca	arry during	an addition	operation of	or if a borro	w does n		
		place durin				-1-1-1-1-1-1				
		ag is also af	-	-		nstruction.				
			-							

## STATUS Register



# **EEPROM Data Memory**

This device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

## **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is 128×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

## **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Sector 1, can only be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Register	Bit							
Name	7	6	5	4	3	2	1	0
EEA		EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
EED	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
EEC		EREN	ER	MODE	WREN	WR	RDEN	RD

**EEPROM Register List** 

#### • EEA Register

Bit	7	6	5	4	3	2	1	0
Name	—	EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	—	R/W						
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6~0 **EEA6~EEA0**: Data EEPROM address bit 6 ~ bit 0

#### • EED Register

Bit	7	6	5	4	3	2	1	0
Name	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7~0 **EED7~EED0**: Data EEPROM data bit 7 ~ bit 0



Bit	7	6	5	4	3	2	1	0
Name	—	EREN	ER	MODE	WREN	WR	RDEN	RD
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR		0	0	0	0	0	0	0
Bit 7	Unimple	mented, rea	ad as "0"					
Bit 6	0: Disa 1: Ena This bit erase op hardware	ble is used to erations ar	enable data e carried o erase cycle	EEPROM ut. This bi	t will be au	utomaticall	ust be set l y reset to z y zero will i	zero by tl
Bit 5	ER: Dat 0: Eras 1: Acti When th This bit	a EEPROM se cycle has vate a eraso is bit is set will be aut	l erase cont finished cycle high by th omatically	e application reset to zero	ro by the h	ardware af	cycle will be ter the erase not first be	e cycle h
Bit 4	0: Byte 1: Page This is t applicatio	on program,	mode mode M operatic the Page w	on mode se rite, erase o	lection bit. r read funct	ion will be	bit is set f selected. Otl ffer size is 1	nerwise, tl
3it 3	<ul> <li>byte write or read function will be selected. The EEPROM page buffer size is 16 bytes.</li> <li>WREN: Data EEPROM Write Enable</li> <li>0: Disable</li> <li>1: Enable</li> <li>This is the Data EEPROM Write Enable Bit, which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that the WREN bit will automatically be cleared to</li> </ul>							
Bit 2	<ul> <li>zero after the write operation is finished.</li> <li>WR: EEPROM Write Control <ul> <li>0: Write cycle has finished</li> <li>1: Activate a write cycle</li> </ul> </li> <li>This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if</li> </ul>							
Bit 1	<ul> <li>the WREN has not first been set high.</li> <li><b>RDEN</b>: Data EEPROM Read Enable <ol> <li>Disable</li> <li>Enable</li> </ol> </li> <li>This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.</li> </ul>							
Bit 0	0: Rea 1: Acti This is t program hardware	will activa	finished cycle EPROM R te a read c read cycle	ycle. This b has finished	oit will be a	automatical	gh by the a ly reset to a will have	zero by tl

Rev. 1.00



- Note: 1. The EREN, ER, WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.
  - 2. Ensure that the  $f_{SUB}$  clock is stable before executing the erase or write operation.
  - 3. Ensure that the erase or write operation is totally complete before changing the contents of the EEPROM related registers or activating the IAP function.

#### **Read Operation from the EEPROM**

Reading data from the EEPROM can be implemented by two modes for this device, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

#### **Byte Read Mode**

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEA registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the read cycle terminates, the RD bit will automatically be cleared to zero and the EEPROM data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

#### Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 16 bytes for the page read operation. For a page read operation the start address of the desired EEPROM page must first be placed in the EEA register, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the RD bit will automatically be cleared indicating that the EEPROM data can be read from the EED register, and the current address will be incremented by one by hardware. The data which is stored in the next EEPROM address can continuously be read from the EED register when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 3 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 3-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

#### Page Erase Operation to the EEPROM

The EEPROM page erase operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address lower 4 bits are internally incremented by one following the reception of each dummy data byte in the page erase mode. The EEPROM address higher 3 bits used to specify the desired page location will not be incremented. When the EEPROM address, internally generated, reaches the page boundary, namely 0FH, the EEPROM address will stop at 0FH. The EEPROM address will not "roll over".



For page erase operations the start address of the desired EEPROM page should first be placed in the EEA registers and the dummy data to be written is placed in the EED registers. The maximum data length for a page is 16 bytes. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written then the EREN bit in the EEC register should first be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.

As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be set low by hardware. The Data EEPROM erased page content will all be zero after a page erase operation.

## Write Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for this device, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

## **Byte Write Mode**

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte-write operations the required EEPROM address must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.

## Page Write Mode

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer

will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address lower 4 bits are internally incremented by one following the reception of each data byte in the page write mode. The EEPROM address higher 3 bits used to specify the desired page location will not be incremented. When the word address, internally generated, reaches the page boundary, namely 0FH, the EEPROM address will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page-write operations the the start address of the desired EEPROM page must first be placed in the EEA register and the data placed in the EED register. The maximum data length for a page is 16 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after a valid write activation procedure has completed. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware.

## Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

## **EEPROM** Interrupt

The EEPROM interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However, as the EEPROM interrupt is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM erase or write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set high. If the global, EEPROM and multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. The EMI bit will also be automatically cleared to disable other interrupts. More details can be obtained in the Interrupts section.



## Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When Erasing/writing data the ER/WR bit must be set high immediately after the EREN/WREN bit has been set high, to ensure the erase/write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read, erase or write operation is totally complete. Otherwise, the EEPROM read, erase or write operation will fail.

#### **Programming Examples**

#### Reading a Data Byte from the EEPROM - polling method

	A, 040H MP1L, A	; setup memory pointer low byte MP1L ; MP1L points to EEC register
MOV	MPIL, A	
MOV	A, 01H	; setup memory pointer high byte MP1H
MOV	MP1H, A	
CLR	IAR1.4	; clear MODE bit, select byte operation mode
MOV	A, EEPROM_ADRES	; user defined address
MOV	EEA, A	
SET	IAR1.1	; set RDEN bit, enable read operations
SET	IAR1.0	; start Read Cycle - set RD bit
BACK:	:	
SZ	IAR1.0	; check for read cycle end
JMP	BACK	
CLR	IAR1	; disable EEPROM read function
CLR	MP1H	
MOV	A, EED	; move read data to register
MOV	READ_DATA, A	

## Reading a Data Page from the EEPROM - polling method

MOV	A, 040H MP1L, A A, 01H	; setup memory pointer low byte MP1L ; MP1L points to EEC register ; setup memory pointer high byte MP1H
		, secup memory poincer night byce MFTH
	MP1H, A	
SET	IAR1.4	; set MODE bit, select page operation mode
MOV	A, EEPROM_ADRES	; user defined address
MOV	EEA, A	
SET	IAR1.1	; set RDEN bit, enable read operations
; ~~~	~~ The data length car	be up to 16 bytes (Start) ~~~~
CALL	READ	
CALL	READ	
:		
:		
JMP	PAGE_READ_FINISH	
; ~~~	~~ The data length car	n be up to 16 bytes (End) ~~~~
READ	:	
SET	IAR1.0	; start Read Cycle - set RD bit
BACK	:	
SZ	IAR1.0	; check for read cycle end



```
JMP BACK
MOV A, EED
                      ; move read data to register
MOV READ DATA, A
RET
:
PAGE READ FINISH:
CLR IAR1
                       ; disable EEPROM read function
CLR MP1H
Erasing a Data Page to the EEPROM - polling method
MOV A, 040H
                       ; setup memory pointer low byte MP1L
                     ; MP1L points to EEC register
MOV MP1L, A
MOV A, 01H
                       ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                      ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES ; user defined address
MOV EEA, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
:
:
JMP Erase START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA ; user defined data, erase mode don't care data value
MOV EED, A
RET
:
Erase START:
CLR EMI
                     ; set EREN bit, enable erase operations
SET IAR1.6
                      ; start Erase Cycle - set ER bit
SET IAR1.5
SET EMI
BACK:
SZ IAR1.5
                     ; check for erase cycle end
JMP BACK
CLR MP1H
Writing a Data Byte to the EEPROM - polling method
MOV A, 040H
                     ; setup Memory Pointer MP1L
MOV MP1L, A
                      ; MP1L points to EEC register
MOV A, 01H
                       ; setup Memory Pointer MP1H
MOV MP1H, A
CLR IAR1.4
                     ; clear MODE bit, select byte write mode
MOV A, EEPROM ADRES ; user defined address
MOV EEA, A
MOV A, EEPROM DATA ; user defined data
MOV EED, A
CLR EMI
SET IAR1.3
                     ; set WREN bit, enable write operations
SET IAR1.2
                      ; start Write Cycle - set WR bit
SET EMI
BACK:
SZ IAR1.2
                     ; check for write cycle end
JMP BACK
CLR MP1H
```



#### Writing a Data Page to the EEPROM - polling method

```
MOV A, 040H; setup memory pointer low byte MP1LMOV MP1L, A; MP1 points to EEC registerMOV A, 01H; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4 ; set MODE bit, select page operation mode
MOV A, EEPROM_ADRES ; user defined address
MOV EEA, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
:
:
JMP WRITE START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM_DATA ; user defined data
MOV EED, A
RET
:
WRITE START:
CLR EMI
                          ; set WREN bit, enable write operations
; start Write Cycle - set WR bit - executed immediately
SET IAR1.3
SET IAR1.2
                            ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                      ; check for write cycle end
JMP BACK
CLR MP1H
```



# Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration option and relevant control registers.

## **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency	Pins
External High Speed Crystal Oscillator	HXT	400kHz~16MHz	OSC1/OSC2
Internal High Speed RC Oscillator	HIRC	8/12/16MHz	—
External Low Speed Crystal Oscillator	LXT	32.768kHz	XT1/XT2
Internal Low Speed RC Oscillator	LIRC	32kHz	—


**Oscillator Types** 

## System Clock Configurations

There are four methods of generating the system clock, two high speed oscillators and two low speed oscillators. The high speed oscillators are the external crystal/ceramic oscillator, HXT, and the internal 8/12/16MHz RC oscillator, HIRC. The two low speed oscillators are the internal 32kHz RC oscillator, LIRC, and the external 32.768kHz crystal oscillator, LXT. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.

The actual source clock used for the low speed oscillators is chosen via the FSS bit in the SCC register while for the high speed oscillator the source clock is selected by the FHS bit in the SCC register. The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.






## External Crystal/Ceramic Oscillator – HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via a software control bit, FHS. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R<sub>P</sub> is normally not required. C1 and C2 are required.
 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator	Oscillator -	HXT
-------------------	--------------	-----

HXT Oscillator C1 and C2 Values						
<b>Crystal Frequency</b>	C1	C2				
16MHz	0pF	0pF				
12MHz	0pF	0pF				
8MHz	0pF	0pF				
6MHz	0pF	0pF				
4MHz	0pF	0pF				
1MHz 100pF 100pF						
Note: C1 and C2 values ar	e for guidanc	ce only.				

**Crystal Recommended Capacitor Values** 



## Internal High Speed Internal RC Oscillator – HIRC

The internal RC oscillator is one of the high frequency oscillator choices, which is selected via a software control bit, FHS. It is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 8MHz, 12MHz and 16MHz, which are selected by HIRC1~HIRC0 bits in the HIRCC register. These bits must be setup to match the selected configuration option frequency to ensure that the HIRC frequency accuracy specified in the A.C. Characterisites is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock is selected, it requires no external pins for its operation.

#### External 32.768kHz Crystal Oscillator – LXT

The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.

When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.


However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor,  $R_P$ , is required.

The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.





Note: 1. R<sub>P</sub>, C1 and C2 are required. 2. Although not shown XT1/XT2 pins have a parasitic capacitance of around 7pF.

#### External LXT Oscillator

LXT Oscillator C1 and C2 Values						
Crystal Frequency C1 C2						
32.768kHz	10pF	10pF				
Note: 1. C1 and C2 values are for guidance only. 2. $R_P=5M\sim10M\Omega$ is recommended.						

32.768kHz Crystal Recommended Capacitor Values

## Internal 32kHz Oscillator – LIRC

The Internal 32kHz Oscillator is one of the low frequency oscillator choices, which is selected by the FSS bit in the SCC register. It is a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

## **Operating Modes and System Clocks**


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

## System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock selections using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_{\rm H}$ , or low frequency,  $f_{\rm SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from either an HXT or HIRC oscillator, selected via configuring the FHS bit in the SCC register. The low speed system clock source can be sourced from internal clock  $f_{\rm SUB}$ . If  $f_{\rm SUB}$  is selected then it can be sourced by either the LXT or LIRC oscillator, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\rm H}/2~f_{\rm H}/64$ .





**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

## **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode, are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	Register Setting			fsys	fн	<b>f</b> sub	flirc	
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	ТН	ISUB	ILIRC	
FAST	On	х	х	000~110	f <sub>H</sub> ∼f <sub>H</sub> /64	On	On	On	
SLOW	On	х	х	111	fsuв	On/Off <sup>(1)</sup>	On	On	
IDLE0	Off	Off 0	1	000~110	Off	Off	On	On	
IDLEU				111	On				
IDLE1	Off	1	1	XXX	On	On	On	On	
IDLE2	Off	1	0	000~110	On	On	Off	On	
				111	Off	On			
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off <sup>(2)</sup>	

"x": Don't care

- Note: 1. The  $f_H$  clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
  - 2. The  $f_{LIRC}$  clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.



## FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT or HIRC oscillator, selected by the FHS bit in the SCC register. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bit in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

## SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from either the LIRC or LXT oscillator determined by the FSS bit in the SCC register.

## SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock can continue to operate if the WDT function is enabled by the WDTC register.

## **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

## **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

## IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU and low speed oscillator will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

## **Control Registers**

The registers, SCC, HIRCC, HXTC and LXTC, are used to control the system clock and the corresponding oscillator configurations.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	FHS	FSS	FHIDEN	FSIDEN
HIRCC	—	—	—	—	HIRC1	HIRC0	HIRCF	HIRCEN
HXTC	—	—	—	—	_	HXTM	HXTF	HXTEN
LXTC			—	—		LXTSP	LXTF	LXTEN

System Operating Mode Control Register List



#### SCC Register

Bit	7	6	5	4	3	2	1	0		
Name	CKS2	CKS1	CKS0		FHS	FSS	FHIDEN	FSIDEN		
R/W	R/W	R/W	R/W		R/W	R/W	R/W	R/W		
POR	0	0	0	—	0	0	0	0		
Bit 7~5	$\begin{array}{c} \textbf{CKS2~CKS0: System clock selection} \\ 000: f_{H} \\ 001: f_{H}/2 \\ 010: f_{H}/4 \\ 011: f_{H}/8 \\ 100: f_{H}/16 \\ 101: f_{H}/32 \\ 110: f_{H}/64 \\ 111: f_{SUB} \end{array}$ These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_{H} or f_{SUB}, a divided version									
Bit 4		gn speed sy emented, re		ator can als	o be choser	i as the sys	tem clock s	ource.		
Bit 3	•	igh Frequer C	ncy clock se	election						
Bit 2		FSS: Low Frequency clock selection 0: LIRC								
Bit 1	<ul> <li>FHIDEN: High Frequency oscillator control when CPU is switched off</li> <li>0: Disable</li> <li>1: Enable</li> <li>This bit is used to control whether the high speed oscillator is activated or stoppe when the CPU is switched off by executing an "HALT" instruction.</li> </ul>						or stopped			
Bit 0	<ul> <li>FSIDEN: Low Frequency oscillator control when CPU is switched off</li> <li>0: Disable</li> <li>1: Enable</li> <li>This bit is used to control whether the low speed oscillator is activated or stoppe</li> </ul>							or stopped		
	when the CPU is switched off by executing an "HALT" instruction.									
Note: A ce	rtain delay	is require	d before th	e relevant	clock is su	ccessfully	switched to	o the targe		

clock source after any clock switching setup using the CKS2~CKS0 bits, FHS bit or FSS bit. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time =  $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$ , Where  $t_{Curr.}$  indicates the current clock period,  $t_{Tar.}$  indicates the target clock period and  $t_{SYS}$  indicates the current system clock period.

## HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	—	—	—	—	R/W	R/W	R	R/W
POR		_	_	—	0	0	0	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection 00: 8MHz 01: 12MHz

10: 16MHz



When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set high.

It is recommended that the HIRC frequency selected by these two bits should be same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

HIRCF: HIRC oscillator stable flag

0: HIRC unstable

1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set high to enable the HIRC oscillator or the HIRC frequency selection is changed by application program, the HIRCF bit will first be cleared to zero and then set high after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

- 0: Disable
- 1: Enable

## HXTC Register

Bit 1

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	HXTM	HXTF	HXTEN
R/W	—	—	—	—	—	R/W	R	R/W
POR	_	_	—	_	—	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 HXTM: HXT mode selection

0: HXT frequency  $\leq$  10MHz (sink/source current is smaller)

1: HXT frequency > 10MHz (sink/source current is largler)

Note that this bit should be configured correctly according to the used HXT frequency. If HXTM=0 while the HXT frequency is larger than 10MHz, the oscillation performance at a low voltage condition may be not well. If HXTM=1 while the HXT frequency is less than 10MHz, the oscillator frequency and current may be obnormal. This bit must be properly configured before the HXT is enabled. When the OSC1 and OSC2 pin functions have been enabled using relevant pin-shared control bits and the

OSC2 pin functions have been enabled using relevant pin-shared control bits and the HXTEN bit is set to 1 to enable the HXT oscillator, it is invalid to change the value of this bit. When the OSC1 and OSC2 pin functions are disabled, then the HXTM bit can be changed by software, regardless of the HXTEN bit value.

Bit 1 HXTF: HXT oscillator stable flag

HXTEN: HXT oscillator enable control

#### 0: HXT unstable

1: HXT stable

This bit is used to indicate whether the HXT oscillator is stable or not. When the HXTEN bit is set high to enable the HXT oscillator, the HXTF bit will first be cleared to zero and then set high after the HXT oscillator is stable.

Bit 0

0: Disable

1: Enable

## LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	LXTSP	LXTF	LXTEN
R/W	—	—	—	—	—	R	R	R/W
POR	_	_	_	_	_	1	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 LXTSP: LXT Speed up control 1: Enable – Speed up




This bit has been fixed at "1", so the LXT oscillator always operates in the Speed up mode after it is enabled.

Bit 1	LXTF: LXT oscillator stable flag 0: LXT unstable 1: LXT stable
	This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set high to enable the LXT oscillator, the LXTF bit will first be cleared to zero and then set high after the LXT oscillator is stable.
Bit 0	LXTEN: LXT oscillator enable control 0: Disable 1: Enable

## **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




## FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires the selected oscillator to be stable before full mode switching occurs.






#### SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}$ /64.

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to re-oscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HXTF bit in the HXTC register or the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.





#### Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be stopped and the application program will stop at the "HALT" instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  and  $f_{SUB}$  clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_{\rm H}$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the "HALT" instruction.



- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

# **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled via configuration option.

In the IDLE1 and IDLE2 Mode the system oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

# Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stablise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled



or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

# **Programming Considerations**

The HXT and LXT oscillators use different SST counter. For example, if the system is woken up from the SLEEP Mode and both the HXT and LXT oscillators need to start-up from an off state.

- If the device is woken up from the SLEEP Mode to the FAST Mode, the high speed system oscillator needs an SST period. The device will execute first instruction after HIRCF/HXTF is "1". At this time, the LXT oscillator may not be stability if  $f_{SUB}$  is from the LXT oscillator. The same situation occurs in the power-on state. The LXT oscillator is not ready yet when the first instruction is executed.
- There are peripheral functions, such as TMs, for which the  $f_{SYS}$  is used. If the system clock source is switched from  $f_H$  to  $f_{SUB}$ , the clock source to the peripheral functions mentioned above will change accordingly.

# Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

# Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

# Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable and reset MCU operation.

# WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3

10101: Disable

01010: Enable

Other values: Reset MCU

WE4~WE0: WDT function software control

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t<sub>SRESET</sub>, and the WRF bit in the CTRL register will be set high.



#### Bit 2~0 WS2~WS0: WDT time-out period selection

 $\begin{array}{c} 000:\ 2^8/f_{LIRC} \\ 001:\ 2^{10}/f_{LIRC} \\ 010:\ 2^{12}/f_{LIRC} \\ 011:\ 2^{14}/f_{LIRC} \\ 100:\ 2^{15}/f_{LIRC} \\ 101:\ 2^{16}/f_{LIRC} \\ 101:\ 2^{16}/f_{LIRC} \\ 110:\ 2^{17}/f_{LIRC} \\ 111:\ 2^{18}/f_{LIRC} \end{array}$ 

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

## RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	RSTF	LVRF	LRF	WRF
R/W	_	_	_	—	R/W	R/W	R/W	R/W
POR	—	_	—	—	0	х	0	0

"x": unknown

Bit 3 **RSTF**: Reset control register software reset flag

- Refer to Internal Reset Control section.
- Bit 2 LVRF: LVR function reset flag
- Refer to the Low Voltage Reset section.

   Bit 1
   LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag 0: Not occurred 1: Occurred

> This bit is set high by the WDT Control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to zero by the application program.

# Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have the value of 01010B.

WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU


Watchdog Timer Function Control



Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ratio.



# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.

Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.


## **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally.

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.





# **Internal Reset Control**

There is an internal reset control register, RSTC, which is used to provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time,  $t_{SRESET}$ . After power on the register will have a value of 01010101B.

RSTC7~RSTC0 Bits	Reset Function
01010101B	No operation
10101010B	No operation
Any other value	Reset MCU

#### RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 **RSTC7~RSTC0**: Reset function control

01010101: No operation

10101010: No operation

Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time,  $t_{\text{SRESET}}$  and the RSTF bit in the RSTFC register will be set to 1.

## RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	RSTF	LVRF	LRF	WRF
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR		_	—	—	0	х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

 Bit 3
 **RSTF**: Reset control register software reset flag

 0: Not occurred

 1: Occurred

 This bit is set high by the RSTC control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to 0 by the application program.


 Bit 2
 LVRF: LVR function reset flag

- Refer to the Low Voltage Reset section.
- Bit 1 **LRF**: LVR control register software reset flag Refer to the Low Voltage Reset section.
- Bit 0 WRF: WDT control register software reset flag Refer to the Watchdog Timer Control Register section.



#### Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level. The LVR function can be enabled or disabled by the LVRC control register. If the LVRC control register is configured to enable the LVR function, the LVR function will be always enabled except in the SLEEP or IDLE mode. If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set high. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVD/LVR Electrical characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS bits in the LVR will reset the device after a delay time,  $t_{SRESET}$ . When this happens, the LRF bit in the RSTFC register will be set high. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enters the IDLE or SLEEP mode.



#### Low Voltage Reset Timing Chart

#### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LVS7~LVS0: LVR voltage selection

01100110: 1.7V 01010101: 1.9V 00110011: 2.55V 10011001: 3.15V 10101010: Reserved 11110000: LVR disable

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined LVR values and 10101010B/11110000B above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t<sub>SRESET</sub>. However in this situation the register contents will be reset to the POR value.



Bit	7	6	5	4	3	2	1	0		
Name	—		_	_	RSTF	LVRF	LRF	WRF		
R/W	_	_	_		R/W	R/W	R/W	R/W		
POR	—	_	_	_	0	х	0	0		
Bit 7~4	-4 Unimplemented, read as "0"									
Bit 3	<b>RSTF</b> : Reset control register software reset flag									
	Refer to the Internal Reset Control section.									
Bit 2	<ul> <li>LVRF: LVR function reset flag</li> <li>0: Not occurred</li> <li>1: Occurred</li> <li>This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.</li> </ul>									
Bit 1	LRF: LVR control register software reset flag 0: Not occurred 1: Occurred									

#### RSTFC Register

This bit is set high if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT control register software reset flag


Refer to the Watchdog Timer Control Register section.

#### **IAP Reset**

When a specific value of "55H" is written into the FC1 register, a reset signal will be generated to reset the whole device. Refer to the In Application Programming section for more associated details.

#### Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation is the same as the LVR Reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

#### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart



## **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

<sup>&</sup>quot;u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Cleared after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be set as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Register	Reset		WDT Time-out	WDT Time-out
Name	(Power On)	LVR Reset	(Normal Operation)	(IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
ТВНР	x xxxx	u uuuu	u uuuu	u uuuu
STATUS	xx00 xxxx	uuuu uuuu	uu1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTFC	0x00	u1uu	uuuu	uuuu
INTEG	0000	0000	0000	uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu



Register Name	Reset (Power On)	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
LVDC	00-000	00-000	00-000	uu -uuu
SCC	000- 0000	000- 0000	000- 0000	uuu- uuuu
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
TB0C	0000	0000	0000	uuuu
HIRCC	0001	0001	0001	uuuu
LVRC	0110 0110	uuuu uuuu	0110 0110	uuuu uuuu
EEA	-000 0000	-000 0000	-000 0000	-uuu uuuu
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADOL	x x x x	x x x x	x x x x	uuuu (ADRFS=0)
SADOL	****	****	****	uuuu uuuu (ADRFS=1)
SADOH	xxxx xxxx	xxxx xxxx	XXXX XXXX	(ADRFS=0)
				uuuu (ADRFS=1)
SADC0	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
SADC1	0000 -000	0000 -000	0000 -000	uuuu -uuu
SADC2	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
PB	-111 1111	-111 1111	-111 1111	-uuu uuuu
PBC	-111 1111	-111 1111	-111 1111	-uuu uuuu
PBPU	-000 0000	-000 0000	-000 0000	-uuu uuuu
CTMC0	0000 0	0000 0	0000 0	uuuu u
CTMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDH	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
СТМАН	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMRP	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
STMC0	0000 0	0000 0	0000 0	uuuu u
STMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMDL	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
STMDH	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMAH	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMRP	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
HXTC	000	000	000	u u u
PTMC0	0000 0	0000 0	0000 0	uuuu u
PTMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMDH	00	00	00	u u
PTMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMAH	00	00	00	u u
PTMRPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMRPH	00	00	00	u u
CMPC	-000 1	-0001	-0001	-uuuu
PC	-111 1111	-111 1111	-111 1111	-uuu uuuu



Register Name	Reset (Power On)	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PCC	-111 1111	-111 1111	-111 1111	-uuu uuuu
PCPU	-000 0000	-000 0000	-000 0000	-uuu uuuu
LXTC	100	100	100	u u u
SIMC0	111- 0000	111- 0000	111- 0000	uuu- uuuu
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	x x x x x x x x x x	xxxx xxxx	x x x x x x x x x	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMTOC	0000 0000	0000 0000	0000 0000	uuuu uuuu
VBGRC	0	0	0	u
TB1C	0 0 0 0	0000	0000	uuuu
MFI0	0000	0000	0000	uuuu
MFI1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI2	0000	0000	0000	uuuu
SLEDC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
SLEDC1	00 0000	00 0000	00 0000	uu uuuu
IFS	00 0000	00 0000	00 0000	uu uuuu
PD	1111	1111	1111	uuuu
PDC	1111	1111	1111	uuuu
PDPU	0000	0000	0000	uuuu
USR	0000 1011	0000 1011	0000 1011	uuuu uuuu
UCR1	0000 00x0	0000 00x0	0000 00x0	<u>uuuu uuuu</u>
UCR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
BRG	xxxx xxxx	xxxx xxxx	xxxx xxxx	<u>uuuu uuuu</u>
TXR RXR	xxxx xxxx	xxxx xxxx	XXXX XXXX	<u>uuuu uuuu</u>
LVPUC	0	0	0	u
PAS0	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
PAS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
PBS1	00 0000	00 0000	00 0000	uu uuuu
PCS0	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
PCS1	00 0000	00 0000	00 0000	uu uuuu
PDS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
SLCDC0	0000	0000	0000	uuuu
SLCDS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
SLCDS1	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
SLCDS2	00 0000	00 0000	00 0000	uu uuuu
PSC0R	00	00	00	u u
PSC1R	0 0	00	00	u u
RSTC	0101 0101	0101 0101	0101 0101	uuuu uuuu
FC0	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
FC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
FC2	0	0	0	u
FARL	0000 0000	0000 0000	0000 0000	uuuu uuuu
FARH	0 0000	0 0000	0 0000	u uuuu
FD0L	0000 0000	0000 0000	0000 0000	 
FD0H	0000 0000	0000 0000	0000 0000	
FD1L	0000 0000	0000 0000	0000 0000	



Register Name	Reset (Power On)	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
FD1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD3L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD3H	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEC	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port name PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	_	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	—	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	_	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	—	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	_	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU		PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	—	—	—	_	PD3	PD2	PD1	PD0
PDC	—	_	—	_	PDC3	PDC2	PDC1	PDC0
PDPU					PDPU3	PDPU2	PDPU1	PDPU0

"-": Unimplemented, read as "0"

I/O Logic Function Register List



# **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors. These pull-high resistors are selected using the LVPUC and PxPU registers, and are implemented using weak PMOS transistors. The PxPU register is used to determine whether the pull-high function is enabled or not while the LVPUC register is used to select the pull-high resistors value for low voltage power supply applications.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as an digital input or NMOS output. Otherwise, the pull-high resistors can not be enabled.

#### PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

Note that the PCPU3~PCPU6 bits in the PCPU register should be properly configured depending on whether the corresponding pin is used as an input with pull-high or an output for the internal connection.

#### LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	LVPU
R/W	—	_	—	—	—	—	—	R/W
POR		_	_	_		_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0

LVPU: Pull-high resistor selection when low voltage power supply

0: All pin pull-high resistors are  $60k\Omega$  @ 3V

1: All pin pull-high resistors are  $15k\Omega$  @ 3V

This bit is used to select the pull-high resistor value for low voltage power supply applications. The LVPU bit is only available when the corresponding pin pull-high function is enabled by setting the relevant pull-high control bit high. This bit will have no effect when the pull-high function is disabled.



## Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

• PAWU	Register
--------	----------

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control

# I/O Port Control Registers

Each I/O port has its own control register known as PAC~PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register.

However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

•	PxC	Register
---	-----	----------

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

Note that the PCC3~PCC6 bits in the PCC register should be properly configured depending on whether the corresponding pin is used as an input or output for the internal connection. In addition, when using the RF pin function GIO1 which is shared with PA1, the PA1 needs to be set as input or output using the PAC1 bit in the PAC register according to the actual input/ output functional requirement of GIO1, to ensure correct signal between the MCU and the RF transceiver.

<sup>0:</sup> Disable 1: Enable



# I/O Port Source Current Control

The device supports different output source current driving capability for each I/O port. With the selection register, SLEDCn, specific I/O port can support four levels of the source current driving capability. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output source current for different applications.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
SLEDC1	—	—	SLEDC15	SLEDC14	D3	D2	SLEDC11	SLEDC10

I/O Port Source Current Control Registers List

#### SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SLEDC07~SLEDC06: PB6~PB4 Source Current Selection

- 00: Source current = Level 0 (Min.)
- 01: Source current = Level 1
- 10: Source current = Level 2
- 11: Source current = Level 3 (Max.)
- Bit 5~4 SLEDC05~SLEDC04: PB3~PB0 Source Current Selection
  - 00: Source current = Level 0 (Min.)
  - 01: Source current = Level 1
  - 10: Source current = Level 2
  - 11: Source current = Level 3 (Max.)

#### Bit 3~2 SLEDC03~SLEDC02: PA7~PA4 Source Current Selection

- 00: Source current = Level 0 (Min.)
- 01: Source current = Level 1
- 10: Source current = Level 2
- 11: Source current = Level 3 (Max.)

#### Bit 1~0 SLEDC01~SLEDC00: PA3~PA0 Source Current Selection

- 00: Source current = Level 0 (Min.)
- 01: Source current = Level 1
- 10: Source current = Level 2
- 11: Source current = Level 3 (Max.)

#### SLEDC1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	SLEDC15	SLEDC14	D3	D2	SLEDC11	SLEDC10
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 SLEDC15~SLEDC14: PD3~PD0 Source Current Selection

00: Source current = Level 0 (Min.)

- 01: Source current = Level 1
- 10: Source current = Level 2
- 11: Source current = Level 3 (Max.)



Bit 3~2	D3~D2: Reserved, must be fixed at "00"
Bit 1~0	SLEDC11~SLEDC10: PC2~PC0 Source Current Selection
	00: Source current = Level 0 (Min.)
	01: Source current = Level 1
	10: Source current = Level 2
	11: Source current = Level 3 (Max.)

#### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

#### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" output function Selection register "n", labeled as PxSn, and Input Function Selection register "n", labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCKn, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register					Bit			
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	—	—	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	—	—	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
IFS	_	—	INT1PS	INT0PS	SDI_SDAPS	SCK_SCLPS	SCSBPS	RXPS

**Pin-shared Function Selection Register List** 



#### PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7~6 PAS07~PAS06: PA3 Pin-Shared Function Selection

00: PA3

- 01: SDI/SDA 10: CX
- 11: SCOM3/SSEG3

#### Bit 5~4 PAS05~PAS04: PA2 Pin-Shared Function Selection

11: SCOM2/SSEG2

Bit 3~2 PAS03~PAS02: PA1 Pin-Shared Function Selection

- 00: PA1/INT0 01: PA1/INT0
- 10: SDO
- 11: SCOM1/SSEG1

As these pin functions share the same pin location with the GIO1 pin of the RF transceiver, if the GIO1 pin function is to be used, the PAS03~PAS02 bits should be fixed at "00".

#### Bit 1~0 PAS01~PAS00: PA0 Pin-Shared Function Selection

- 00: PA0
- 01: PA0

11: AN3

10: STP

11: SCOM0/SSEG0

#### PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6 PAS17~PAS16: PA7 Pin-Shared Function Selection 00: PA7
- 01: PTP 10: SCOM7/SSEG7 11: AN6 Bit 5~4 PAS15~PAS14: PA6 Pin-Shared Function Selection 00: PA6/CTCK 01: SCOM6/SSEG6 10: AN5 11: VREF PAS13~PAS12: PA5 Pin-Shared Function Selection Bit 3~2 00: PA5 01: SCOM5/SSEG5 10: AN4 11: VREFI Bit 1~0 PAS11~PAS10: PA4 Pin-Shared Function Selection 00: PA4/PTCK 01: PA4/PTCK 10: SCOM4/SSEG4



# PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PBS07~PBS06: PB3 Pin-Shared Function Selection 00: PB3 01: CTP 10: SCOM11/SSEG11 11: AN7
Bit 5~4	PBS05~PBS04: PB2 Pin-Shared Function Selection 00: PB2/STCK 01: STP 10: SCOM10/SSEG10 11: AN2
Bit 3~2	PBS03~PBS02: PB1 Pin-Shared Function Selection 00: PB1/INT1 01: SCOM9/SSEG9 10: AN1 11: XT2
Bit 1~0	PBS01~PBS00: PB0 Pin-Shared Function Selection 00: PB0/INT0 01: SCOM8/SSEG8 10: AN0 11: XT1

# PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	—	0	0	0	0	0	0

Bit 5~4	PBS15~PBS14: PB6 Pin-Shared function selection 00: PB6 01: SCK/SCL 10: C+ 11: SCOM14/SSEG14
Bit 3~2	<b>PBS13~PBS12</b> : PB5 Pin-Shared function selection 00: <u>PB5</u> 01: <u>SCS</u> 10: C- 11: SCOM13/SSEG13
Bit 1~0	PBS11~PBS10: PB4 Pin-Shared function selection 00: PB4 01: CLO 10: SCOM12/SSEG12 11: AN8



#### PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- 01: PC3
- 10: SDO
- 11: Reserved

These bits should be properly configured to select the desired pin function according to the internal communication requirement between the MCU and RF transceiver.

Bit 5~4	PCS05~PCS04: PC2 Pin-Shared Function Selection
	00: PC2
	01: PC2
	10: SDO
	11: SCOM17/SSEG17
Bit 3~2	PCS03~PCS02: PC1 Pin-Shared Function Selection

- 00: PC1
- 01: RX
- 10: SCOM16/SSEG16
- 11: OSC2

#### Bit 1~0 PCS01~PCS00: PC0 Pin-Shared Function Selection

00: PC0 01: TX 10: SCOM15/SSEG15 11: OSC1

# PCS1 Register

This register should be properly configured to select the desired pin function according to the internal communication requirement between the MCU and RF transceiver.

Bit	7	6	5	4	3	2	1	0
Name	_	—	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—		0	0	0	0	0	0

- Bit 7~6 Unimplemented, read as "0"
- Bit 5~4 PCS15~PCS14: PC6 Pin-Shared Function Selection
  - 00: PC6
  - 01: PC6
  - $10: \overline{\text{SCS}}$
  - 11: Reserved
- Bit 3~2 PCS13~PCS12: PC5 Pin-Shared Function Selection
  - 00: PC5
  - 01: PC5
  - 10: SCK
  - 11: Reserved
- Bit 1~0 PCS11~PCS10: PC4 Pin-Shared Function Selection
  - 00: PC4
  - 01: PC4
  - 10: SDI
  - 11: Reserved



# PDS0 Register

Bit	7	6	5		4	3	2	1	0
Name	PDS07	PDS0	6 PDS	05 PD	S04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/V	V R	/W	R/W	R/W	R/W	R/W
POR	0	0	0		0	0	0	0	0
Bit 7~6 Bit 5~4	<ul> <li>PDS07~PDS06: PD3 Pin-Shared Function Selection</li> <li>00: PD3</li> <li>01: CTP</li> <li>10: SSEG25</li> <li>11: AN9</li> <li>PDS05~PDS04: PD2 Pin-Shared Function Selection</li> <li>00: PD2</li> <li>01: TX</li> <li>10: SSEG24</li> </ul>								
Bit 3~2	11: AN10 PDS03~PDS02: PD1Pin-Shared Function Selection 00: PD1 01: RX 10: SSEG23								
3it 1~0 FS Regis	00: P1 01: P1 10: P 11: SS	~ <b>PDS00</b> : D0 D0	PD0 Pin-	Shared Fu	inction	Selectio	n		
Bit	7	6	5	4		3	2	1	0
Name	_	_	INT1PS	INT0PS	SDI S	SDAPS	SCK SCLPS	SCSBPS	RXP
R/W	_	-	R/W	R/W	R	R/W	R/W	R/W	R/W
POR	_	_	0	0		0	0	0	0
Bit 7~6	Unimpl	emented	, read as "	0"					
Bit 5	Unimplemented, read as "0" INT1PS: INT1 input source pin selection 0: PB1								
	1: PA								
Bit 4		2 S: INT0 : 0	input sour	ce pin sele	ection				
	INTOP: 0: PB 1: PA SDI_SI 0: PC 1: PA	2 S: INT0 : 0 1 DAPS: S 4 3	DI/SDA ir	aput sourc	e pin so				
Bit 3	INTOP: 0: PB 1: PA SDI_SI 0: PC 1: PA This bit	2 S: INT0 = 0 1 DAPS: S 4 3 should b	DI/SDA ir	put sourc	e pin so PA3 if	it is requ	ired to use the	e SDA func	tion.
Bit 3	INTOP: 0: PB 1: PA SDI_SI 0: PC 1: PA This bit	2 S: INT0 : 0 1 DAPS: S 4 3 should t CLPS: S 5	DI/SDA ir	put sourc	e pin so PA3 if	it is requ		e SDA func	tion.
Bit 4 Bit 3 Bit 2 Bit 1	INTOP: 0: PB 1: PA SDI_SI 0: PC 1: PA This bit SCK_S 0: PC 1: PB This bit	2 S: INT0 + 0 1 DAPS: S 4 3 should t CLPS: S 5 6 should t S: SCS i 6	DI/SDA ir De set high SCK/SCL	to select to select	e pin so PA3 if 1 rce pin PB6 if	it is requ selection			


Bit 0 **RXPS**: RX input source pin selection

0: PD1



# I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



#### **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.



# Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes a Timer Modules, abbreviated to the name TM. The TM is a multi-purpose timing unit and serves to provide operations such as Timer/Counter, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TM has two individual interrupts. The addition of input and output pins for the TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact, Standard and Periodic Type TM sections.

# Introduction

The device contains three TMs and each individual TM can be categorised as a certain type, namely Compact Type TM, Standard Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact, Standard and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the three types of TMs are summarised in the accompanying table.

TM Function	СТМ	STM	РТМ
Timer/Counter	$\checkmark$	$\checkmark$	$\checkmark$
Compare Match Output	$\checkmark$	$\checkmark$	$\checkmark$
PWM Output	$\checkmark$	$\checkmark$	$\checkmark$
Single Pulse Output		$\checkmark$	$\checkmark$
PWM Alignment	Edge	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period	Duty or Period

**TM Function Summary** 

# **TM Operation**

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

# TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTCK2~xTCK0 bits in the xTM control registers, where "x" stands for C, S or P type TM. The clock source can be a ratio of the system clock,  $f_{SYS}$ , or the internal high clock,  $f_H$ , the  $f_{SUB}$  clock source or the external xTCK pin. The xTCK pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.



# **TM Interrupts**

The Compact Type, Standard Type and Periodic Type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.


## **TM External Pins**

Each of the TMs, irrespective of what type, has one TM input pins, with the label xTCK. The xTM input pin, xTCK, is essentially a clock source for the xTM and is selected using the xTCK2~xTCK0 bits in the xTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCK input pin can be chosen to have either a rising or falling active edge. The STCK and PTCK pins are also used as the external trigger input pin in single pulse output mode for the STM and PTM respectively.

The TMs each has one output pin, xTP. When the TM is in the Compare Match Output Mode, the pin can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The output pin is also the pin where the TM generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using the relevant pin-shared function selection bits described in the Pin-shared Function section. The details of the pin-shared function selection are described in the pin-shared function section.


СТМ		ST	ГМ	PTM		
Input	Output	Input	Output	Input	Output	
CTCK	CTP	STCK	STP	PTCK	PTP	



TM External Pins

STM Function Pin Block Diagram






PTM Function Pin Block Diagram

# **Programming Considerations**

The TM Counter Registers and the Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMAL and PTMRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:


- Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte xTMAL or PTMRPL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMAH or PTMRPH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
  - Step 1. Read data from the High Byte xTMDH, xTMAH or PTMRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMDL, xTMAL or PTMRPL
  - This step reads data from the 8-bit buffer.



# Compact Type TM – CTM

Although the simplest form of the three TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive one external output pin.





# Compact Type TM Operation

At its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 8-bit wide whose value is compared with the highest eight bits in the counter while the CCRA is 16-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pin. All operating setup conditions are selected using relevant internal registers.

# **Compact Type TM Register Description**

Overall operation of the Compact TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The CTMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register Name	Bit									
	7	6	5	4	3	2	1	0		
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	_		_		
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR		
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0		
CTMDH	D15	D14	D13	D12	D11	D10	D9	D8		
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0		
CTMAH	D15	D14	D13	D12	D11	D10	D9	D8		
CTMRP	D7	D6	D5	D4	D3	D2	D1	D0		

16-bit Compact TM Register List

#### CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	_	—	—
R/W	R/W	R/W	R/W	R/W	R/W	_	—	—
POR	0	0	0	0	0	_	_	_

Bit 7 CTPAU: CTM counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

## Bit 6~4 CTCK2~CTCK0: CTM counter clock selection

- 000:  $f_{\text{SYS}}/4$
- 001: f<sub>sys</sub>
- 010: f<sub>H</sub>/16
- 011: f<sub>H</sub>/64
- 100: fsub
- 101: f<sub>sub</sub>
- 110: CTCK rising edge clock
- 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_{H}$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

#### Bit 3 CTON: CTM counter on/off control

- 0: Off
- 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run while clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



#### CTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTM1~CTM0: CTM operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits set the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

Bit 5~4 CTIO1~CTIO0: CTM output function selection

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be set to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be configured using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state, it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when the CTM is running.

Bit 3

**CTOC**: CTM CTP output control Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.



Bit 2	CTPOL: CTM CTP output polarity control
	0: Non-invert
	1: Invert
	This bit controls the polarity of the CTP output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.
Bit 1	CTDPX: CTM PWM duty/period control 0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period This bit determines which of the CCRA and CCRP registers are used for period and
	duty control of the PWM waveform.
Bit 0	CTCCLR: CTM counter clear condition selection 0: CTM Comparator P match 1: CTM Comparator A match
	This bit is used to select the method which clears the counter. Remember that the

Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

## CTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM Counter Low Byte Register bit 7 ~ bit 0 CTM 16-bit Counter bit 7 ~ bit 0

## CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~2 D15~D8: CTM Counter High Byte Register bit 7 ~ bit 0 CTM 16-bit Counter bit 15 ~ bit 8

## CTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: CTM CCRA Low Byte Register bit 7 ~ bit 0 CTM 16-bit CCRA bit 7 ~ bit 0



#### CTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: CTM CCRA High Byte Register bit 7 ~ bit 0 CTM 16-bit CCRA bit 15 ~ bit 8

#### CTMRP Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: CTM CCRP 8-bit register, compared with the CTM Counter bit 15 ~ bit 8 Comparator P Match Period =

0: 65536 CTM clocks

1~255: 256×(1~255) CTM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



# Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.


## **Compare Match Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – CTCCLR=0

Note: 1. With CTCCLR=0, a Comparator P match will clear the counter

- 2. The CTM output pin is controlled only by the CTMAF flag
- 3. The output pin is reset to its initial state by a CTON bit rising edge





Compare Match Output Mode – CTCCLR=1

Note: 1. With CTCCLR=1, a Comparator A match will clear the counter

- 2. The CTM output pin is controlled only by the CTMAF flag
- 3. The output pin is reset to its initial state by a CTON bit rising edge
- 4. The CTMPF flag is not generated when CTCCLR=1



#### **Timer/Counter Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

#### **PWM Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to "10" respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit in the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 16-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

CCRP	1~255	0
Period	CCRP×256	65536
Duty	CC	RA

If fsys=16MHz, CTM clock source is fsys/4, CCRP=2, CCRA=128,

The CTM PWM output frequency=(f<sub>SYS</sub>/4)/512=f<sub>SYS</sub>/2048=7.8125kHz, duty=128/512=25%,


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

#### • 16-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

CCRP	1~255	0	
Period	CCRA		
Duty	CCRP×256	65536	

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.







Note: 1. Here CTDPX=0 - Counter cleared by CCRP

2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation








2. A counter clear sets the PWM Period


- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation



# Standard Type TM – STM

The Standard Type TM contains four operating modes, which are Compare Match Output, Timer/Event Counter, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with one external input pin and can drive one external output pin.





# Standard Type TM Operation

The size of Standard TM is 16-bit wide and its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared with the highest 8 bits in the counter while the CCRA is the sixteen bits and therefore compares all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pin. All operating setup conditions are selected using relevant internal registers.

# Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The STMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register		Bit											
Name	7	6	5	4	3	2	1	0					
STMC0	STPAU	STCK2	STCK1	STCK0	STON	_		_					
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR					
STMDL	D7	D6	D5	D4	D3	D2	D1	D0					
STMDH	D15	D14	D13	D12	D11	D10	D9	D8					
STMAL	D7	D6	D5	D4	D3	D2	D1	D0					
STMAH	D15	D14	D13	D12	D11	D10	D9	D8					
STMRP	STRP7	STRP6	STRP5	STRP4	STRP3	STRP2	STRP1	STRP0					

# 16-bit Standard TM Register List

#### STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	_	_	—

Bit 7 STPAU: STM counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

## Bit 6~4 STCK2~STCK0: STM counter clock selection

000:  $f_{SYS}/4$ 

- 001: f<sub>sys</sub>
- 010: f<sub>H</sub>/16
- 011: f<sub>H</sub>/64
- 100: fsub
- 101: f<sub>sub</sub>
- 110: STCK rising edge clock
- 111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

## Bit 3 STON: STM counter on/off control

0: Off

1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the STM is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



#### STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 STM1~STM0: STM operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

#### Bit 5~4 STIO1~STIO0: Select STM external pin STP function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Timer/Counter Mode

Unused

These two bits are used to determine how the STM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.

Bit 3

STOC: STM STP output control

- Compare Match Output Mode
  - 0: Initial low
  - 1: Initial high
- PWM Output Mode/Single Pulse Output Mode
  - 0: Active low
  - 1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the STON bit changes from low to high.

- Bit 2 STPOL: STM STP output polarity control
  - 0: Non-invert
  - 1: Invert

This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

Bit 1 STDPX: STM PWM duty/period control

0: CCRP - period; CCRA - duty

1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

- STCCLR: STM counter clear condition selection
  - 0: Comparator P match
  - 1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output Mode or Single Pulse Output Mode.

## STMDL Register

Bit 0

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM Counter Low Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 7 ~ bit 0

## STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: STM Counter High Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 15 ~ bit 8



## STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STM CCRA Low Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 7 ~ bit 0

#### STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: STM CCRA High Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 15 ~ bit 8

#### STMRP Register

Bit	7	6	5	4	3	2	1	0
Name	STRP7	STRP6	STRP5	STRP4	STRP3	STRP2	STRP1	STRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 STRP7~STRP0: STM CCRP 8-bit register, compared with the STM counter bit 15 ~ bit 8

Comparator P match period=

0: 65536 STM clocks

1~255: (1~255)×256 STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



# Standard Type TM Operation Modes

The Standard Type TM can operate in one of four operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

#### **Compare Match Output Mode**


To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – STCCLR=0

Note: 1. With STCCLR=0, a Comparator P match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by an STON bit rising edge





Compare Match Output Mode – STCCLR=1



- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by an STON bit rising edge
- 4. The STMPF flag is not generated when STCCLR=1



## Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

### **PWM Output Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to "10" respectively and also the STIO1 and STIO0 bits should be set to "10" respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

CCRP	1~255	0
Period	CCRP×256	65536
Duty	CC	RA

If f<sub>SYS</sub>=16MHz, STM clock source is f<sub>SYS</sub>/4, CCRP=2 and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/(2\times256)=f_{SYS}/2048=7.8125$ kHz, duty= $128/(2\times256)=25\%$ ,


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

• 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=1

CCRP	1~255	0		
Period	CCRA			
Duty	CCRP×256	65536		

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.







Note: 1. Here STDPX=0 - Counter cleared by CCRP

2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation







2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation




#### Single Pulse Output Mode


To select this mode, bits STM1 and STM0 in the STMC1 register should be set to "10" respectively and also the STIO1 and STIO0 bits should be set to "11" respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.







Single Pulse Output Mode

Note: 1. Counter stopped by CCRA


2. CCRP is not used

- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. An STCK pin active edge will automatically set the STON bit high
- 5. In the Single Pulse Output Mode, STIO[1:0] must be set to "11" and can not be changed



# Periodic Type TM – PTM

The Periodic Type TM contains four operating modes, which are Compare Match Output, Timer/Event Counter, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with one external input pin and can drive one external output pin.



Note: The PTM external pins are pin-shared with other functions, so before using the PTM function, ensure that the pin-shared function registers have be set properly to enable the PTM pin function. The PTCK pin, if used, must also be set as an input by setting the corresponding bits in the port control register. **10-bit Periodic Type TM Block Diagram** 

# Periodic Type TM Operation

The size of Periodic TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

# Periodic Type TM Register Description

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.



Register				E	Bit			
Name	7	6	5	4	3	2	1	0
PTMC0	PTPAU	PTCK2	PTCK1	PTCK0	PTON			—
PTMC1	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	D1	PTCCLR
PTMDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMDH	_			_	_	_	D9	D8
PTMAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMAH	—	—	_	—	_	—	D9	D8
PTMRPL	PTRP7	PTRP6	PTRP5	PTRP4	PTRP3	PTRP2	PTRP1	PTRP0
PTMRPH	_						PTRP9	PTRP8

10-bit Periodic TM Register List

# PTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTPAU	PTCK2	PTCK1	PTCK0	PTON	_	—	_
R/W	R/W	R/W	R/W	R/W	R/W	_	—	—
POR	0	0	0	0	0		—	_

Bit 7

PTPAU: PTM counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 PTCK2~PTCK0: PTM counter clock selection

- 000: f<sub>sys</sub>/4
- 001: f<sub>sys</sub>
- 010:  $f_{\rm H}/16$
- 011:  $f_{\rm H}/64$
- 100:  $f_{SUB}$
- 101:  $f_{\text{SUB}}$
- 110: PTCK rising edge clock
- 111: PTCK falling edge clock

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SVS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3

PTON: PTM counter on/off control

- 0: Off
- 1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run while clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the PTM is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



## PTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	D1	PTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

# Bit 7~6 PTM1~PTM0: PTM operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.

#### Bit 5~4 **PTIO1~PTIO0**: Select PTM external pin PTP or PTCK function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Timer/Counter Mode

Unused

These two bits are used to determine how the PTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a certain compare match condition occurs. The PTM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the PTM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

Bit 3

PTOC: PTM PTP output control

Compare Match Output Mode

- 0: Initial low
- 1: Initial high

PWM Output Mode/Single Pulse Output Mode

- 0: Active low
- 1: Active high



This is the output control bit for the PTM output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin when the PTON bit changes from low to high.

# Bit 2 PTPOL: PTM PTP output polarity control

- 0: Non-invert
- 1: Invert

This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.

- Bit 1 D1: Reserved, must be fixed at "0"
- Bit 0 PTCCLR: PTM counter clear condition selection
  - 0: Comparator P match
    - 1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output or Single Pulse Output.

## PTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTM Counter Low Byte Register bit 7 ~ bit 0 PTM 10-bit Counter bit 7 ~ bit 0

## PTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	_	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	_	_	—	—	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM Counter High Byte Register bit 1 ~ bit 0 PTM 10-bit Counter bit 9 ~ bit 8

## PTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTM CCRA Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRA bit 7 ~ bit 0



# PTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	_	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRA High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRA bit 9 ~ bit 8

## PTMRPL Register

Bit	7	6	5	4	3	2	1	0
Name	PTRP7	PTRP6	PTRP5	PTRP4	PTRP3	PTRP2	PTRP1	PTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PTRP7~PTRP0: PTM CCRP Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRP bit 7 ~ bit 0

# PTMRPH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	PTRP9	PTRP8
R/W	—	—	—	—	—	—	R/W	R/W
POR	_		_	_			0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PTRP9~PTRP8: PTM CCRP High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRP bit 9 ~ bit 8



# Periodic Type TM Operation Modes

The Periodic Type TM can operate in one of four operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

# **Compare Match Output Mode**


To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.








- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge





Compare Match Output Mode – PTCCLR=1

Note: 1. With PTCCLR=1, a Comparator A match will clear the counter

- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge
- 4. A PTMPF flag is not generated when PTCCLR=1



### **Timer/Counter Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

#### **PWM Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "10" respectively and also the PTIO1 and PTIO0 bits should be set to "10" respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

# • 10-bit PWM Output Mode, Edge-aligned Mode


CCRP	1~1023	0
Period	1~1023	1024
Duty	CC	RA

If  $f_{SYS}$ =16MHz, PTM clock source select  $f_{SYS}/4$ , CCRP=512 and CCRA=128,

The PTM PWM output frequency=(f<sub>SYS</sub>/4)/512=f<sub>SYS</sub>/2048=7.8125kHz, duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





Note: 1. The counter is cleared by CCRP

2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when PTIO[1:0]=00 or 01

4. The PTCCLR bit has no influence on PWM operation




#### Single Pulse Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "10" respectively and also the PTIO1 and PTIO0 bits should be set to "11" respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTCCLR is not used in this Mode.



Single Pulse Generation





Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse triggered by the PTCK pin or by setting the PTON bit high
- 4. A PTCK pin active edge will automatically set the PTON bit high
- 5. In the Single Pulse Output Mode, PTIO[1:0] must be set to "11" and can not be changed



# Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

# A/D Converter Overview

The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the internal reference voltage, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS3~SAINS0 bits together with the SACS3~SACS0 bits. Note that when the internal analog signal is to be converted using the SAINS bit field, the external channel analog input will be automatically be switched off. More detailed information about the A/D converter input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Analog Signals	A/D Signal Select
AN0~AN11	AV <sub>DD</sub> , AV <sub>DD</sub> /2, AV <sub>DD</sub> /4, V <sub>R</sub> , V <sub>R</sub> /2, V <sub>R</sub> /4	SAINS3~SAINS0 SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.





# A/D Converter Register Description

Overall operation of the A/D converter is controlled using a series of registers. A read only register pair exists to store the A/D converter data 12-bit value. Three registers, SADC0, SADC1 and SADC2, are the control registers which setup the operating conditions and control function of the A/D converter. The VBGRC register contains the VBGREN bit to control the bandgap reference voltage.

Register				E	Bit		1	
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	_	—		—
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	_	—	_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	—	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN			PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
VBGRC			—		—			VBGREN

A/D Converter Register List

## A/D Converter Data Registers – SADOL, SADOH

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that the A/D converter data register contents will keep unchanged if the A/D converter is disabled.

ADRFS SADOH								SADOL								
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

## A/D Converter Control Registers – SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, several control registers known as SADC0, SADC1, SADC2 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D converter clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS bit field in the SADC1 register and SACS bit field in the SADC0 register are used to which analog signal derived from the external or internal signals will be connected to the A/D converter. The A/D converter also contains programmable gain amplifier, PGA, to generate the A/D converter internal reference voltage. The overall operation of the PGA is controlled using the SADC2 register.

The relevant pin-shared function selection bits determine which pins on I/O ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D converter input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

#### SADC0 Register

Bit 6

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

# Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$ : Start A/D conversion

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set high to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to zero after the A/D conversion is complete.

- Bit 5 ADCEN: A/D Converter function enable control
  - 0: Disable
  - 1: Enable

This bit controls the A/D converter internal function. This bit should be set high to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D converter data register pair, SADOH and SADOL, will keep unchanged.

## Bit 4 ADRFS: A/D Converter data format control

0: ADC output data format  $\rightarrow$  SADOH=D[11:4]; SADOL=D[3:0]

1: ADC output data format  $\rightarrow$  SADOH=D[11:8]; SADOL=D[7:0]

This bit controls the format of the 12-bit converted A/D converter value in the two A/D converter data registers. Details are provided in the A/D converter data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog input channel selection

SACSS-SACSU. A/D CONVENCE CAUMA
0000: AN0
0001: AN1
0010: AN2
0011: AN3
0100: AN4
0101: AN5
0110: AN6
0111: AN7
1000: AN8
1001: AN9
1010: AN10
1011: AN11
1100~1111: Undefined, input floating



#### SADC1 Register

ĺ	Bit	7	6	5	4	3	2	1	0
	Name	SAINS3	SAINS2	SAINS1	SAINS0		SACKS2	SACKS1	SACKS0
	R/W	R/W	R/W	R/W	R/W		R/W	R/W	R/W
	POR	0	0	0	0		0	0	0

Bit 7~4	SAINS3~SAINS0: A/D converter input signal selection
	0000: External signal – External analog channel input, ANn

	oooo Enternar Signar Enternar anarog enammer mpan, in m
	0001: Internal signal – Internal A/D converter power supply voltage AV <sub>DD</sub>
	0010: Internal signal – Internal A/D converter power supply voltage $AV_{DD}/2$
	0011: Internal signal – Internal A/D converter power supply voltage $AV_{DD}/4$
	0100: External signal – External analog channel input, ANn
	0101: Internal signal – Internal signal derived from PGA output $V_R$
	0110: Internal signal – Internal signal derived from PGA output $V_R/2$
	0111: Internal signal – Internal signal derived from PGA output V <sub>R</sub> /4
	10xx: Unused, connected to ground
	1100~1111: External signal – External analog channel input, ANn
	When the internal analog signal is selected to be converted, the external channel input signal will automatically be switched off regardless of the SACS bit field value. It will prevent the external channel input from being connected together with the internal analog signal.
Bit 3	Unimplemented, read as "0"
Bit 2~	0 SACKS2~SACKS0: A/D conversion clock source selection
	000: f <sub>sys</sub>
	$001: f_{SYS}/2$
	010: $f_{SYS}/4$
	011: f <sub>SYS</sub> /8

001: f<sub>SYS</sub>/2 010: f<sub>SYS</sub>/4 011: f<sub>SYS</sub>/8 100: f<sub>SYS</sub>/16 101: f<sub>SYS</sub>/22 110: f<sub>SYS</sub>/64 111: f<sub>SYS</sub>/128

## SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	—	—	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	—	—	R/W	R/W	R/W	R/W	R/W
POR	0	_	—	0	0	0	0	0

Bit 7

ADPGAEN: A/D converter PGA enable/disable control 0: Disable

1: Enable

This bit is used to control the A/D converter internal PGA function. When the PGA output voltage is selected as A/D input or A/D reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing the ADPGAEN bit to zero to conserve power.

Bit 6~5 Unimplemented, read as "0"

Bit 4 PGAIS: PGA input voltage (V<sub>RI</sub>) selection

0: From VREFI pin

1: From internal reference voltage  $V_{\text{BGREF}}$ 

When the internal independent reference voltage  $V_{BGREF}$  is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. When this bit is set high to select  $V_{BGREF}$  as PGA input, the internal bandgap reference  $V_{BGREF}$  should be enabled by setting the VBGREN bit in the VBGRC register to "1".



Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: Internal A/D converter power, AVDD

01: External VREF pin

1x: Internal PGA output voltage, V<sub>R</sub>

These bits are used to select the A/D converter reference voltage source. When the internal reference voltage source is selected, the reference voltage derived from the external VREF pin will automatically be switched off.

Bit 1~0 PGAGS1~PGAGS0: PGA gain select

00: Gain=1

01: Gain=1.667 –  $V_R$ =2V as  $V_{RI}$ =1.2V

10: Gain= $2.5 - V_R$ =3V as  $V_{RI}$ =1.2V

11: Gain=3.333 –  $V_{\text{R}}\text{=}4V$  as  $V_{\text{RI}}\text{=}1.2V$ 

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.

# VBGRC Register

Bit 0

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	_	VBGREN
R/W	—	—	—	—	—	—	—	R/W
POR	—		_	—	_	_		0

Bit 7~1 Unimplemented, read as "0"

VBGREN: Bandgap reference voltage control

0: Disable

1: Enable

This bit is used to enable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the  $V_{\text{BGREF}}$  voltage is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

# A/D Converter Reference Voltage

The actual reference voltage supply to the A/D Converter can be supplied from the internal A/D converter power,  $AV_{DD}$ , an external reference source supplied on pin VREF or an internal reference voltage  $V_R$  determined by the SAVRS1~SAVRS0 bits in the SADC2 register. The internal reference voltage  $V_R$  is an amplified output signal through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 and selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The PGA input can come from the external reference input pin, VREFI, or an internal Bandgap reference voltage,  $V_{BGREF}$ , selected by the PGAIS bit in the SADC2 register. Note that the internal Bandgap reference circuit should first be enabled before the  $V_{BGREF}$  is selected to be used.

As the VREFI and VREF pin both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREFI or VREF pin will automatically be switched off by hardware.

The analog input values must not be allowed to exceed the value of the selected A/D reference voltage.



# **A/D Converter Input Signals**

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the PxS1 and PxS0 registers, determine whether the external input pins are set as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D converter inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D converter input as when the relevant A/D converter input function selection bits enable an A/D converter input, the status of the port control register will be overridden.

As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. If the SAINS3~SAINS0 bits are set to "0000", "0100" or "11xx", the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected.

When the SAINS field is set to the value of "0x01", "0x10" or "0x11", the internal analog signal will be selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

SAINS[3:0]	SACS[3:0]	Input Signals	Description
0000, 0100,	0000~1011	AN0~AN11	External channel analog input ANn
11xx	1100~1111		Floating, no external channel is selected
0001	XXXX	AV <sub>DD</sub>	Internal A/D converter power supply voltage AV_DD
0010	XXXX	AV <sub>DD</sub> /2	Internal A/D converter power supply voltage AV <sub>DD</sub> /2
0011	XXXX	AV <sub>DD</sub> /4	Internal A/D converter power supply voltage $AV_{DD}/4$
0101	XXXX	VR	Internal A/D converter PGA output V <sub>R</sub>
0110	XXXX	V <sub>R</sub> /2	Internal A/D converter PGA output V <sub>R</sub> /2
0111	XXXX	V <sub>R</sub> /4	Internal A/D converter PGA output V <sub>R</sub> /4
10xx	XXXX	GND	Connected to the ground

"x": Don't care

#### A/D Converter Input Signal Selection

## A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in process or not. This bit will be automatically set to "1" by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to "0". In addition, the corresponding A/D converter interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D converter internal interrupt signal will direct the program flow to the associated A/D converter internal interrupt address for processing. If the A/D converter internal interrupt is disabled, the microcontroller can be used to poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.



The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D conversion clock source is determined by the system clock  $f_{SYS}$ , and by bits SACKS2~SACKS0, there are some limitations on the A/D conversion clock source speed that can be selected. As the recommended value of permissible A/D conversion clock period,  $t_{ADCK}$ , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to "000", "001" or "111". Doing so will give A/D conversion clock periods that are less than the minimum A/D conversion clock period or greater than the maximum A/D conversion clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* special care must be taken.

	A/D Conversion Clock Period (t <sub>ADCK</sub> )											
fsys	SACKS[2:0] =000 (fsys)	SACKS[2:0] =001 (fsys/2)	SACKS[2:0] =010 (f <sub>sys</sub> /4)	SACKS[2:0] =011 (fsys/8)	SACKS[2:0] =100 (f <sub>sys</sub> /16)	SACKS[2:0] =101 (f <sub>sys</sub> /32)	SACKS[2:0] =110 (f <sub>SYS</sub> /64)	SACKS[2:0] =111 (f <sub>SYS</sub> /128)				
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	128µs*				
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*				
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*				
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*				
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	10.67µs*				
16MHz	62.5ns*	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs				

A/D Conversion Clock Period Examples

Controlling the power on/off function of the A/D conversion circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D conversion internal circuitry, a certain delay as indicated in the timing diagram must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D converter inputs by configuring the corresponding pin control bits, if the ADCEN bit is high then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.


# A/D Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D conversion clock periods and the data conversion takes 12 A/D converter clock periods. Therefore a total of 16 A/D conversion clock periods for an A/D conversion which is defined as  $t_{ADC}$  are necessary.

## Maximum single A/D conversion rate = $1/(A/D \text{ clock period} \times 16)$

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $16t_{ADCK}$  where  $t_{ADCK}$  is equal to the A/D conversion clock period.





A/D Conversion Timing – External Channel Input

# Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS and SACS bit fields.

Select the external channel input to be converted, go to Step 4. Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS bit field, the corresponding pin should first be configured as an A/D input function by configuring the relevant pin function control bits. The desired external channel input should be selected by configuring the SACS field. After this step, go to Step 6.

• Step 5

If the A/D input signal is selected to come from the internal analog signal, the SAINS field should be properly configured and then the external channel analog input will automatically be disconnected regardless of the SACS bit field value. After this step, go to Step 6.

• Step 6

Select A/D converter output data format by configuring the ADRFS bit in the SADC0 register.

• Step 7

Select the A/D converter reference voltage source by configuring the SAVRS bit field. Select the PGA input signal and the desired PGA gain if the PGA output voltage,  $V_R$ , is selected as the A/D converter reference voltage.

• Step 8

If A/D converter interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bits, ADE, must both set high in advance.



### • Step 9

The A/D conversion procedure can now be initialised by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is completed, the ADBZ flag will go low and then output data can be read from the SADOH and SADOL registers. If the ADC interrupt is enabled and the stack is not full, data can be acquired by interrupt service program.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

#### **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D conversion internal circuitry can be switched off to reduce power consumption by setting the ADCEN bit low in the SADC0 register. When this happens, the internal A/D conversion circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

# A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{REF}$ , this gives a single bit analog input value of  $V_{REF}$  divided by 4096.


$$1 \text{ LSB} = V_{\text{REF}} \div 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

A/D converter input voltage = A/D converter output digital value  $\times$  V<sub>REF</sub>  $\div$  4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level.

Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage determined by the SAVRS bit field.





# A/D Converter Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D converter interrupt is used to determine when the conversion is complete.

#### Example: using an ADBZ polling method to detect the end of conversion

clr	ADE	; disable ADC interrupt
mov	a,03H	
mov	SADC1,a	; select $f_{\mbox{\scriptsize sys}}/8$ as ADC clock, input signal from external channel
mov	a,00H	
mov	SADC2,a	; select reference voltage from $AV_{\text{DD}}$
mov	a,02h	; setup PBSO to configure pin ANO
mov	PBSO,a	
mov	a,20h	
mov	SADC0,a	; enable A/D converter and connect ANO channel to A/D converter
:		
star	t_conversion:	
clr	START	; high pulse on start bit to initiate conversion
set	START	; reset A/D converter
clr	START	; start A/D conversion
poll	ing_EOC:	
SZ	ADBZ	; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp	polling_EOC	; continue polling
mov	a,SADOL	; read low byte conversion result value
mov	SADOL_buffer,a	; save result to user defined register
mov	a,SADOH	; read high byte conversion result value
mov	SADOH_buffer,a	; save result to user defined register
:		
jmp	start_conversion	; start next A/D conversion

# Example: using the interrupt method to detect the end of conversion


clr	ADE	;	disable ADC interrupt
mov	a,03H		
mov	SADC1,a	;	select $f_{\mbox{\scriptsize SYS}}/8$ as ADC clock, input signal from external channel
mov	a,00H		
mov	SADC2,a	;	select reference voltage from $AV_{DD}$
mov	a,02h	;	setup PBS0 to configure pin AN0
mov	PBS0,a		
mov	a,20h		
mov	SADC0,a	;	enable A/D converter and connect ANO channel to A/D converter $% \left( A^{\prime}\right) =\left( A^{\prime}\right) \left( A^{\prime}\right)$
Star	t_conversion:		
clr	START	;	high pulse on START bit to initiate conversion
set	START	;	reset A/D converter
clr	START	;	start A/D conversion
clr	ADF	;	clear ADC interrupt request flag
set	ADE	;	enable ADC interrupt
set	EMI	;	enable global interrupt
:			
:			
ADC_	ISR:	;	ADC interrupt service routine
mov	acc_stack,a	;	save ACC to user defined memory
mov	a,STATUS		
mov	status_stack,a	;	save STATUS to user defined memory
:			
:			



mov a,SADOL	; read	low byte conversion result value
mov SADOL_bu	uffer,a ; save	result to user defined register
mov a,SADOH	; read	high byte conversion result value
mov SADOH_bu	uffer,a ; save	result to user defined register
:		
:		
EXIT_INT_ISR:		
mov a, status	stack	
mov STATUS, a	, rest	ore STATUS from user defined memory
mov a,acc_st	ack ; rest	ore ACC from user defined memory
reti		

# Comparator

An analog comparator is contained within the device. The comparator function offers flexibility via their register controlled features such as power-down, polarity select, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if there functions are otherwise unused.



# **Comparator Operation**

The device contains a comparator function which is used to compare two analog voltages and provide an output based on their input difference.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the corresponding comparator functional pins are selected. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by the hysteresis function which will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level. However, unavoidable input offsets introduce some uncertainties here. The hysteresis function will also increases the switching offset value. The hysteresis window will be changed for different comparator response time selections. The comparator response time is shown in the comparator electrical characteristics.

## **Comparator Registers**

Full control over each internal comparator is provided via the control register, CMPC. The comparator output is recorded via a bit in the respective control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include output polarity, response tine and power down control.



Bit	7	6	5	4	3	2	1	0
Name	_	CMPEN	CMPPOL	CMPO	_	_	_	CMPHYEN
R/W		R/W	R/W	R	_		_	R/W
POR		0	0	0	_	—		1
Bit 7	Unimple	emented, re	ead as "0"					
Bit 6	CMPEN 0: Dis 1: Ena This is switched For pow is not u	N: Compar able able the Compa d off and no ver sensitiv used or bef	ator Enable arator on/o o power co re applicati fore the de	ff control nsumed ev ons this bi evice enter	en if analo t should be s the SLE	g voltages e cleared to EP or IDL	are applied b zero if th E mode. 1	arator will b l to its inputs e comparato Note that th
Bit 5	CMPPO 0: Out 1: Out This is t bit, CM	DL: Compa tput is not i tput is inves he Compar PO, will re	rted ator polarit	ut polarity of the second s	Control it. If the bit output cor	t is zero the	en the com	parator outpu
Bit 4	CMPO If CMPI 0: C+ 1: C+ If CMPI 0: C+ 1: C+ 1: C+ This bit	: Comparat POL=0 < C- > C- POL=1 > C- < C- stores the	or output b	it r output bi	t. The pola			mined by th vit.
Bit 3~1	Unimple	emented, re	ead as "0"					
Bit 0	CMPH 0: Cor	<b>YEN</b> : Com nparator hy	parator hys ysteresis dis ysteresis en	sable	tage contro	1		

## CMPC Register

# **Comparator Interrupt**

The comparator possesses its own interrupt function. When the comparator output bit changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. If the microcontroller is in the SLEEP or IDLE Mode and the comparator is enabled, then if the external input lines cause the comparator output bit to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt flag should be first set high before entering the SLEEP or IDLE Mode.

# **Programming Considerations**

If the comparator is enabled, it will remain active when the microcontroller enters the SLEEP or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the SLEEP or IDLE Mode is entered.

As comparator pins are shared with normal I/O pins the I/O registers for these pins will be read as zero (port control register is "1") or read as port data register value (port control register is "0") if the comparator function is enabled.



# Serial Interface Module – SIM

The device contains a Serial Interface Module, which includes both the four-line SPI interface or two-line I<sup>2</sup>C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I<sup>2</sup>C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins and therefore the SIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As both interface types share the same pins and registers, the choice of whether the SPI or I<sup>2</sup>C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O pins are used as SIM input pins.


## SPI Interface

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices, etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, the device provides only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

#### **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C function pins, the SPI interface pins must first be selected by setting correct bits in the SIMC0 and SIMC2 registers. After the desired SPI configuration has been set it can be disabled or enabled using the SIMEN bit in the SIMC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function, set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.



SPI Master/Slave Connection


The SPI function in this device offers the following features:

- · Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes



- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



## **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two registers SIMC0 and SIMC2. The SIMC1 register is only used by the  $I^2C$  interface.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				

**SPI Register List** 

# SPI Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM data register bit  $7 \sim bit 0$ 



## SPI Control Registers

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I<sup>2</sup>C function. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

#### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5

#### 5 **SIM2~SIM0**: SIM Operating Mode Control

000: SPI master mode; SPI clock is fsys/4

001: SPI master mode; SPI clock is fsys/16

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is fSUB

100: SPI master mode; SPI clock is PTM CCRP interrupt frequency/2

101: SPI slave mode

- 110: I2C slave mode
- 111: Non SIM function

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM CCRP interrupt and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

## Bit 4 Unimplemented, read as "0"

#### Bit 3~2 SIMDEB1~SIMDEB0: I<sup>2</sup>C Debounce Time Selection

These bits are only available when the SIM is configured to operate in the I<sup>2</sup>C mode. Refer to the I<sup>2</sup>C register section.

## Bit 1 **SIMEN**: SIM Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the <u>SIMEN</u> bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and  $\overline{SCS}$ , or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI Incomplete Flag

0: SIM SPI communication incompleted did not occur

1: SIM SPI communication incompleted occurred

This bit is only available when the SIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the  $\overline{SCS}$  line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit set high. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.



#### Bit 7 6 5 4 3 2 1 0 CKPOLB CSEN WCOL TRF Name D7 D6 CKEG MLS R/W R/W R/W R/W R/W R/W R/W R/W R/W POR 0 0 0 0 0 0 0 0 D7~D6: Undefined bits Bit 7~6 These bits can be read or written by application program. Bit 5 CKPOLB: SPI clock line base condition selection 0: The SCK line will be high when the clock is inactive 1: The SCK line will be low when the clock is inactive The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. Bit 4 CKEG: SPI SCK clock active edge type selection CKPOLB=0 0: SCK is high base level when the clock is inactive and data capture at SCK rising edge 1: SCK is high base level when the clock is inactive and data capture at SCK falling edge CKPOLB=1 0: SCK is low base level when the clock is inactive and data capture at SCK falling edge 1: SCK is low base level when the clock is inactive and data capture at SCK rising edge The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit. Bit 3 MLS: SPI data shift order 0: LSB first 1: MSB first This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first. CSEN: SPI SCS pin control Bit 2 0: Disable 1: Enable The CSEN bit is used as an enable/disable for the SCS pin. If this bit is low, then the SCS pin will be disabled and placed into a floating condition. If the bit is high the SCS pin will be enabled and used as a select pin. Bit 1 WCOL: SPI write collision flag 0: No collision 1: Collision The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program. Bit 0 TRF: SPI Transmit/Receive complete flag 0: SPI data is being transferred 1: SPI data transmission is completed The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program.

#### SIMC2 Register


Rev. 1.00

It can be used to generate an interrupt.




#### **SPI** Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output a  $\overline{SCS}$  signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.



The SPI Master mode will continue to function if the SPI clock is running.





**SPI Transfer Control Flow Chart** 



## SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and  $\overline{SCS}=0$ , then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and  $\overline{SCS}$  can become I/O pins or other pin-shared functions using the corresponding control bits.

#### **SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SIMEN bit in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and  $\overline{SCS}$ , SDI, SDO and SCK will all become I/O pins or the other functions. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

#### **Master Mode**

• Step 1

Select the SPI Master mode and clock source using the SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and SDO lines to output the data. After this, go to step5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

- Step 8 Clear TRF.
- Step 9 Go to step 4.



## Slave Mode

• Step 1

Select the SPI Slave mode using the SIM2~SIM0 bits in the SIMC0 control register

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{\text{SCS}}$  signal. After this, go to step5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.


- Step 8 Clear TRF.
- Step 9 Go to step 4.

# **Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

# I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.






## I<sup>2</sup>C interface Operation

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register.





The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I<sup>2</sup>C interface. This uses the system clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I<sup>2</sup>C data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the I<sup>2</sup>C debounce time. For either the I<sup>2</sup>C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	f <sub>sys</sub> >2MHz	f <sub>sys</sub> >4MHz
2 system clock debounce	f <sub>SYS</sub> >4MHz	f <sub>sys</sub> >8MHz
4 system clock debounce	f <sub>SYS</sub> >4MHz	fsys>8MHz

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirements

## I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one slave address register, SIMA, and one data register, SIMD.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0				
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0				

I<sup>2</sup>C Register List

## I<sup>2</sup>C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

#### SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM data register bit  $7 \sim bit 0$ 

## I<sup>2</sup>C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register locates at the same register address as SIMC2 which is used by the SPI interface.



#### SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 SIMA6~SIMA0: I<sup>2</sup>C slave address

SIMA6~SIMA0 is the I<sup>2</sup>C slave address bit 6 ~ bit 0

Bit 0 **D0**: Reserved bit, can be read or written by the application program

#### I<sup>2</sup>C Control Register

There are also three control registers for the I<sup>2</sup>C interface, SIMC0, SIMC1 and SIMTOC. The register SIMC0 is used to control the enable/disable function and to select the I<sup>2</sup>C slave mode and debounce time. The SIMC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. The SIMTOC register is used to control the I<sup>2</sup>C bus time-out function which is described in the I<sup>2</sup>C Time-out Control section.

#### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	1	1	1	—	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is  $f_{\mbox{\scriptsize SYS}}/4$ 

001: SPI master mode; SPI clock is  $f_{\mbox{\scriptsize SYS}}/16$ 

010: SPI master mode; SPI clock is  $f_{\mbox{\scriptsize SYS}}/64$ 

011: SPI master mode; SPI clock is  $f_{\mbox{\tiny SUB}}$ 

100: SPI master mode; SPI clock is PTM CCRP match frequency/2

101: SPI slave mode

110: I2C slave mode

111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

#### Bit 4 Unimplemented, read as "0"

## Bit 3~2 SIMDEB1~SIMDEB0: I<sup>2</sup>C Debounce Time Selection

00: No debounce

01: 2 system clock debounce

1x: 4 system clock debounce

These bits are used to select the I<sup>2</sup>C debounce time when the SIM is configured as the I<sup>2</sup>C interface function by setting the SIM2~SIM0 bits to "110".

Bit 1 SIMEN: SIM Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and  $\overline{SCS}$ , or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when



the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

# Bit 0

This bit is only available when the SIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

#### SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R/W	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C Bus data transfer completion flag

SIMICF: SIM SPI Incomplete Flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

## Bit 6 HAAS: I<sup>2</sup>C Bus address match flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB:** I<sup>2</sup>C Bus busy flag

- 0: I<sup>2</sup>C Bus is not busy
  - 1: I<sup>2</sup>C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

- Bit 4 HTX: I<sup>2</sup>C slave device transmitter/receiver selection
  - 0: Slave device is the receiver
  - 1: Slave device is the transmitter
- Bit 3 **TXAK:** I<sup>2</sup>C bus transmit acknowledge flag
  - 0: Slave send acknowledge flag

1: Slave does not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8-bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always clear the TXAK bit to "0" before further data is received.

157

Bit 2 SRW: I<sup>2</sup>C slave read/write flag 0: Slave device should be in receive mode 1: Slave device should be in transmit mode The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data. Bit 1 IAMWU: I2C Address Match Wake-Up control 0: Disable 1: Enable This bit should be set to 1 to enable the I<sup>2</sup>C address match wake-up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake-up, then this bit must be cleared to zero by the application program after wake-up to ensure correction device operation. Bit 0 RXAK: I<sup>2</sup>C bus receive acknowledge flag 0: Slave receives acknowledge flag 1: Slave does not receive acknowledge flag The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow

## I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and a SIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match, 8-bit data transfer completion or I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1

Set the SIM2~SIM0 bits to "110" and SIMEN bit to "1" in the SIMC0 register to enable the I<sup>2</sup>C bus.

• Step 2


Write the slave address of the device to the I<sup>2</sup>C bus address register SIMA.

the master to send a STOP signal to release the I<sup>2</sup>C Bus.

• Step 3

Set the SIME interrupt enable bit of the interrupt control register to enable the SIM interrupt.





I<sup>2</sup>C Bus Initialisation Flow Chart

#### I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

#### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt signal can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address, the completion of a data byte transfer or the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

#### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.




#### I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".

#### I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bits wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8-bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



#### I<sup>2</sup>C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.






#### I<sup>2</sup>C Bus ISR Flow Chart

#### I<sup>2</sup>C Time-out Control

In order to reduce the I<sup>2</sup>C lockup problem due to reception of erroneous clock sources, a time-out function is provided. If the clock source connected to the I<sup>2</sup>C bus is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period. The time-out counter starts to count on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out period specified by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs.





When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

l²C	Regi	ister	after	Time-o	ut
-----	------	-------	-------	--------	----

The SIMTOF flag can be cleared by the application program. There are 64 time-out period selections which can be selected using the SIMTOS bit field in the SIMTOC register. The time-out duration is calculated by the formula:  $(1\sim64)\times(32/f_{SUB})$ . This gives a time-out period which ranges from about 1ms to 64ms.

•	SIM	тос	Register	

-----

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	SIMTOEN: SIM I <sup>2</sup> C Time-out function control 0: Disable 1: Enable							
Bit 6	<b>SIMTOF:</b> SIM I <sup>2</sup> C Time-out flag 0: No time-out occurred 1: Time-out occurred This bit is set high when time-out occurs and can only be cleared to zero by application							
Bit 5~0	program. <b>SIMTOS5~SIMTOS0:</b> SIM I <sup>2</sup> C Time-out period selection I <sup>2</sup> C Time-out clock source is $f_{SUB}/32$ . I <sup>2</sup> C time-out time is equal to (SIMTOS[5:0]+1)×(32/ $f_{SUB}$ ).							

# **UART Interface**


The device contains an integrated full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex, asynchronous communication
- 8 or 9 bits character length
- · Even, odd or no parity options
- One or two stop bits
- · Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)



- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- RX pin wake-up function
- · Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
  - Transmitter Empty
  - Transmitter Idle
  - Receiver Full
  - Receiver Overrun
  - Address Mode Detect



UART Data Transfer Block Diagram

# **UART External Pins**

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX, which are pin-shared with I/O or other pin functions. The TX and RX pin function should first be selected by the pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the TX or RX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX pin or not is determined by the corresponding I/O pull-high function control bit.

## UART Data Transfer Scheme

The above block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.



It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the TXR\_RXR register is used for both data transmission and data reception.

# UART Status and Control Registers

There are five control registers associated with the UART function. The USR, UCR1 and UCR2 registers control the overall function of the UART, while the BRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR\_RXR data register.

Register	Bit							
Name	7	6	5	4	3	2	1	0
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
UCR1	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
UCR2	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
BRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0

UART Register List

# USR Register

Bit 6

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERR**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register USR followed by an access to the TXR\_RXR data register.

NF: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared to zero by a software sequence which will involve a read to the status register USR followed by an access to the TXR\_RXR data register.

# Bit 5 FERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register USR followed by an access to the TXR\_RXR data register.



Bit 4	OERR: Overrun error flag 0: No overrun error is detected 1: Overrun error is detected The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR_RXR receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register USR followed by an access to the TXR_RXR data register.
Bit 3	<ul> <li>RIDLE: Receiver status</li> <li>0: Data reception is in progress (Data being received)</li> <li>1: No data reception is in progress (Receiver is idle)</li> <li>The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.</li> </ul>
Bit 2	<ul> <li>RXIF: Receive TXR_RXR data register status</li> <li>0: TXR_RXR data register is empty</li> <li>1: TXR_RXR data register has available data</li> <li>The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR_RXR read data register is empty. When the flag is "1", it indicates that the TXR_RXR read data register contains new data. When the contents of the shift register are transferred to the TXR_RXR register, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag will eventually be cleared to zero when the USR register is read with RXIF set, followed by a read from the TXR_RXR register, and if the TXR_RXR register has no more new data available.</li> </ul>
Bit 1	<ul> <li>TIDLE: Transmission idle</li> <li>0: Data transmission is in progress (Data being transmitted)</li> <li>1: No data transmission is in progress (Transmitter is idle)</li> <li>The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared to zero by reading the USR register with TIDLE set and then writing to the TXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.</li> </ul>
Bit 0	<ul> <li>TXIF: Transmit TXR_RXR data register status</li> <li>0: Character is not transferred to the transmit shift register</li> <li>1: Character has transferred to the transmit shift register (TXR_RXR data register is empty)</li> <li>The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR_RXR data register. The TXIF flag is cleared to zero by reading the UART status register (USR) with TXIF set and then writing to the TXR_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the</li> </ul>

transmit data register is not yet full.



## UCR1 Register

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x": unknown

Bit 7 UARTEN: UART function enable control

0: Disable UART. TX and RX pins are in a floating state

1: Enable UART. TX and RX pins can function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX pins will function as defined by the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits will be cleared to zero, while the TIDLE, TXIF and RIDLE bits will be set high. Other control bits in UCR1, UCR2 and BRG registers will remain unaffected. If the UART is active and the UARTEN bit is cleared to zero, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

#### Bit 6 **BNO**: Number of data transfer bits selection

- 0: 8-bit data transfer
- 1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

#### Bit 5 **PREN**: Parity function enable control

- 0: Parity function is disabled
- 1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

#### Bit 4 **PRT**: Parity type selection bit 0: Even parity for parity generator

1: Odd parity for parity generator

This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.

#### Bit 3 **STOPS**: Number of Stop bits selection for transmitter 0: One stop bit format is used 1: Two stop bits format is used Thic bit determines if one or two stop bits for transmit

This bit determines if one or two stop bits for transmitter are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.

## Bit 2 **TXBRK**: Transmit break character

- 0: No break character is transmitted
  - 1: Break characters transmit



The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

- Bit 1**RX8**: Receive data bit 8 for 9-bit data transfer format (read only)This bit is only used if 9-bit data transfers are used, in which case this bit location will<br/>store the 9th bit of the received data known as RX8. The BNO bit is used to determine<br/>whether data transfers are in 8-bit or 9-bit format.
- Bit 0 **TX8**: Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

## UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be in a floating state. If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be in a floating state.

Bit 6

## RXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be in a floating state.

# Bit 5 BRGH: Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named BRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 ADDEN: Address detect function enable control 0: Address detect function is disabled 1: Address detect function is enabled The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXRX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded. Bit 3 WAKE: RX pin wake-up UART function enable control 0: RX pin wake-up UART function is disabled 1: RX pin wake-up UART function is enabled This bit is used to control the wake-up UART function when a falling edge on the RX pin occurs. Note that this bit is only available when the UART clock  $(f_H)$  is switched off. There will be no RX pin wake-up UART function if the UART clock (f<sub>H</sub>) exists. If the WAKE bit is set to 1 as the UART clock (f<sub>H</sub>) is switched off, a UART wake-up request will be initiated when a falling edge on the RX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f<sub>H</sub>) via the application program. Otherwise, the UART function can not resume even if there is a falling edge on the RX pin when the WAKE bit is cleared to 0. Bit 2 RIE: Receiver interrupt enable control 0: Receiver related interrupt is disabled 1: Receiver related interrupt is enabled This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags. Bit 1 THE: Transmitter Idle interrupt enable control 0: Transmitter idle interrupt is disabled 1: Transmitter idle interrupt is enabled This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag. Bit 0 TEIE: Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled 1: Transmitter empty interrupt is enabled This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag. TXR\_RXR Register The TXR RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **TXRX7~TXRX0**: UART Transmit/Receive Data bit 7 ~ bit 0



#### BRG Register

Bit	7	6	5	4	3	2	1	0
Name	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0
R/W								
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 BRG7~BRG0: Baud Rate values

By programming the BRGH bit in UCR2 Register which allows selection of the related formula described above and programming the required value in the BRG register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64\times(N+1)]$  if BRGH=0;

Baud rate= $f_{\rm H}/[16\times(N+1)]$  if BRGH=1.

#### Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRG and the second is the value of the BRGH bit with the control register UCR2. The BRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRG register and has a range of between 0 and 255.

UCR2 BRGH Bit	0	1
Baud Rate (BR)	f <sub>H</sub> /[64×(N+1)]	f <sub>H</sub> /[16×(N+1)]

By programming the BRGH bit which allows selection of the related formula and programming the required value in the BRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRG register, there will be an error associated between the actual and requested value. The following example shows how the BRG register value N and the error value can be calculated.

#### Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with BRGH cleared to zero determine the BRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate BR= $f_H/[64\times(N+1)]$ 

Re-arranging this equation gives  $N=[f_H/(BR\times 64)]-1$ 

Giving a value for N=[4000000/(4800×64)]-1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the BRG register. This gives an actual or calculated baud rate value of  $BR=4000000/[64\times(12+1)]=4808$ 

Therefore the error is equal to (4808-4800)/4800=0.16%

## UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT, PREN, and STOPS bits



in the UCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

## Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2 and BRG registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.


## Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 register. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT bit controls the choice of odd or even parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit					
Example of 8	Example of 8-bit Data Formats								
1	8	0	0	1					
1	7	0	1	1					
1	7	1	0	1					
Example of 9	-bit Data Forr	nats							
1	9	0	0	1					
1	8	0	1	1					
1	8	1	0	1					

**Transmitter Receiver Data Format** 

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.





## **UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

#### **Transmitting Data**

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- Setup the BRG register to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR\_RXR register. Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR\_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR\_RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR\_RXR register is empty and that other data can now be written into the TXR\_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR\_RXR register will place the data into the TXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens



after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

1. A USR register access

2. A TXR\_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

## **Transmiting Break**

If the TXBRK bit is set high and the state keeps for a time greater than  $[(BRG+1)\times t_H]$  while TIDLE=1, then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by  $13\times N$  '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

#### UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

## **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the TXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR\_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from TXR\_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT and PREN bits to define the word length, parity type.
- Setup the BRG register to select the desired baud rate.
- Set the RXEN bit to ensure that the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

• The RXIF bit in the USR register will be set when the TXR\_RXR register has data available. There will be at most one more character available before an overrun error occurs.



- When the contents of the shift register have been transferred to the TXR\_RXR register, then if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR\_RXR register read execution

#### **Receiving Break**

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one stop bit. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR\_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

## **Idle Status**

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

#### **Receiver Interrupt**

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR\_RXR. An overrun error can also generate an interrupt if RIE=1.

#### Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

#### Overrun Error – OERR

The TXR\_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the TXR\_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.



In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR\_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR\_RXR register.

## Noise Error – NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR\_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR\_RXR register read operation.

## Framing Error – FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively, and the flag is cleared in any reset.

## Parity Error – PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd or even is selected. The read only PERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.

# UART Interrupt Structure


Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX pin wake-up, which is also a UART



interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock ( $f_H$ ) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



**UART Interrupt Structure** 

#### Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the UARTE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	Bit 9 if BNO=1 Bit 8 if BNO=0	UART Interrupt Generated
0	0	$\checkmark$
0	1	$\checkmark$
1	0	×
I	1	$\checkmark$



## **UART Power Down and Wake-up**

When the UART clock,  $f_H$ , is switched off, the UART will cease to function. If the MCU switches off the UART clock,  $f_H$ , and enters the power down mode while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU switches off the UART clock  $f_H$  and enters the IDLE or SLEEP mode by executing the "HALT" instruction while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2, transmit and receive registers, as well as the BRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the MCU enters the power down mode with the UART clock  $f_{\rm H}$  being switched off, then a falling edge on the RX pin will trigger an RX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and UARTE bits are not set then only a wake-up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

# SCOM/SSEG Function for LCD


The device has the capability of driving external LCD panels. The common and segment pins for LCD driving, SCOM0~SCOM17, SSEG0~SSEG17 and SSEG22~SSEG25, are pin-shared with certain pins on the I/O ports. The LCD signals, COM and SEG, are generated using the application program.

# **LCD** Operation

An external LCD panel can be driven using the device by configuring the I/O pins as common pins and segment pins. The LCD driver function is controlled using the LCD control registers which in addition to controlling the overall on/off function also controls the bias voltage setup function. This enables the LCD COM and SEG driver to generate the necessary  $V_{SS}$ , (1/3) $V_{DD}$ , (2/3) $V_{DD}$  and  $V_{DD}$ voltage levels for LCD 1/3 bias operation.

The LCDEN bit in the SLCDC0 register is the overall master control for the LCD driver. This bit is used in conjunction with the corresponding pin-shared function selection bits to select which I/O pins are used for LCD driving. Note that the corresponding Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.





Software Controlled LCD Driver Structure

#### LCD Frames

A cyclic LCD waveform includes two frames known as Frame 0 and Frame 1 for which the following offers a functional explanation.

#### Frame 0

To select Frame 0, clear the FRAME bit in the SLCDC0 register to 0.

In frame 0, the COM signal output can have a value of  $V_{DD}$  or a  $V_{BIAS}$  value of  $(1/3) \times V_{DD}$ . The SEG signal output can have a value of  $V_{SS}$  or a  $V_{BIAS}$  value of  $(2/3) \times V_{DD}$ .

#### Frame 1


To select Frame 1, set the FRAME bit in the SLCDC0 register to 1.

In frame 1, the COM signal output can have a value of  $V_{SS}$  or a  $V_{BIAS}$  value of  $(2/3) \times V_{DD}$ . The SEG signal output can have a value of  $V_{DD}$  or a  $V_{BIAS}$  value of  $(1/3) \times V_{DD}$ .

The SCOMm waveform is controlled by the application program using the FRAME bit in the SLCDC0 register and the corresponding pin-shared I/O data bit for the respective SCOMm pin to determine whether the SCOMm output has a value of  $V_{DD}$ ,  $V_{SS}$  or  $V_{BIAS}$ . The SSEGn waveform is controlled in a similar way using the FRAME bit and the corresponding pin-shared I/O data bit for the respective SSEGn pin to determine whether the SSEGn output has a value of  $V_{DD}$ ,  $V_{SS}$  or  $V_{BIAS}$ .

The accompanying waveform diagram shows a typical 1/3 bias LCD waveform generated using the application program together with the LCD voltage select circuit. Note that the depiction of a "1" in the diagram illustrates an illuminated LCD pixel. The COM signal polarity generated on pins SCOM0~SCOM17, whether "0" or "1", are generated using the corresponding pin-shared I/O data register bit.





Note: The logical values shown in the above diagram are the corresponding pin-shared I/O data bit value. 1/3 Bias LCD Waveform – 4-COM & 2-SEG Application

# **LCD Control Registers**

The LCD SCOM and SSEG driver enables a range of selections to be provided to suit the requirement of the LCD panel which is being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SLCDC0 register. All SCOM and SSEG pins are pin-shared with I/O pins and selected as SCOM and SSEG pins using the corresponding pin function selection bits in the SLCDS0~SLCDS2 registers respectively.

Register		Bit								
Name	7	6	5	4	3	2 1		0		
SLCDC0	FRAME	ISEL1	ISEL0	LCDEN	_	—	_	_		
SLCDS0	COMSEGS7	COMSEGS6	COMSEGS5	COMSEGS4	COMSEGS3	COMSEGS2	COMSEGS1	COMSEGS0		
SLCDS1	COMSEGS15	COMSEGS14	COMSEGS13	COMSEGS12	COMSEGS11	COMSEGS10	COMSEGS9	COMSEGS8		
SLCDS2	—	—	D5	D4	D3	D2	COMSEGS17	COMSEGS16		

LCD Driver Control Register List

SLCDC0	Register
--------	----------

Bit 7

Bit	7	6	5	4	3	2	1	0
Name	FRAME	ISEL1	ISEL0	LCDEN	—	—	_	—
R/W	R/W	R/W	R/W	R/W	—	—	_	—
POR	0	0	0	0	—	—	—	—

FRAME: SCOM/SSEG Output Frame selection

0: Frame 0



- - 1: On

When the LCDEN bit is cleared to 0, then the SCOMm and SSEGn outputs will be fixed at a  $V_{\text{SS}}$  level.

Bit 3~0 Unimplemented, read as "0"

## SLCDS0 Register

Bit	7	6	5	4	3	2	1	0	
Name	COMSEGS7	COMSEGS6	COMSEGS5	COMSEGS4	COMSEGS3	COMSEGS2	COMSEGS1	COMSEGS	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	COMSEGS7: SCOM7/SSEG7 pin function selection 0: SCOM7 1: SSEG7								
Bit 6	COMSEGS6: SCOM6/SSEG6 pin function selection 0: SCOM6 1: SSEG6								
Bit 5	COMSEGS5: SCOM5/SSEG5 pin function selection 0: SCOM5 1: SSEG5								
Bit 4	COMSEGS4: SCOM4/SSEG4 pin function selection 0: SCOM4 1: SSEG4								
Bit 3	COMSEGS3: SCOM3/SSEG3 pin function selection 0: SCOM3 1: SSEG3								
Bit 2	COMSEGS2: SCOM2/SSEG2 pin function selection 0: SCOM2 1: SSEG2								
Bit 1	COMSEGS1: SCOM1/SSEG1 pin function selection 0: SCOM1 1: SSEG1								
Bit 0	0: SC	SEGS0: SC Com0 SEG0	OM0/SSEC	30 pin funct	tion selectio	n			

## SLCDS1 Register

Bit	7	6	5	4	3	2	1	0
Name	COMSEGS15	COMSEGS14	COMSEGS13	COMSEGS12	COMSEGS11	COMSEGS10	COMSEGS9	COMSEGS8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 COMSEGS15: SCOM15/SSEG15 pin function selection

- 0: SCOM15
- 1: SSEG15
- Bit 6 COMSEGS14: SCOM14/SSEG14 pin function selection 0: SCOM14
  - 1: SSEG14

Bit 5	<b>COMSEGS13:</b> SCOM13/SSEG13 pin function selection 0: SCOM13 1: SSEG13
Bit 4	COMSEGS12: SCOM12/SSEG12 pin function selection 0: SCOM12 1: SSEG12
Bit 3	<b>COMSEGS11:</b> SCOM11/SSEG11 pin function selection 0: SCOM11 1: SSEG11
Bit 2	<b>COMSEGS10:</b> SCOM10/SSEG10 pin function selection 0: SCOM10 1: SSEG10
Bit 1	<b>COMSEGS9:</b> SCOM9/SSEG9 pin function selection 0: SCOM9 1: SSEG9
Bit 0	COMSEGS8: SCOM8/SSEG8 pin function selection 0: SCOM8 1: SSEG8

## SLCDS2 Register

Bit	7	6	5	4	3	2	1	0			
Name	—	—	D5	D4	D3	D2	COMSEGS17	COMSEGS16			
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W			
POR	_		0	0	0	0	0	0			
Bit 7~6	Bit 7~6 Unimplemented, read as "0"										
Bit 5~2	D5~D2: Reserved, must be fixed at "0000"										

Bit 1 COMSEGS17: SCOM17/SSEG17 pin function selection 0: SCOM17 1: SSEG17

# Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enables the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

# **LVD Register**

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of six fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V<sub>DD</sub> voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

Bit 0 COMSEGS16: SCOM16/SSEG16 pin function selection 0: SCOM16 1: SSEG16




Bit	7	6	5	4	3	2	1	0			
Name	_	_	LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0			
R/W	—	—	R	R/W	—	R/W	R/W	R/W			
POR		<u> </u>									
Bit 7~6	Unimple	Unimplemented, read as "0"									
Bit 5	0: No	LVDO: LVD output flag 0: No Low Voltage detected 1: Low Voltage detected									
Bit 4	0: Disa	LVDEN: Low Voltage Detector Enable control 0: Disable 1: Enable									
Bit 3	unimple	mented, rea	ıd as "0"								
Bit 2~0	000: 1 001: 2 010: 2 011: 2 100: 3 101: 3	unimplemented, read as "0" VLVD2~VLVD0: LVD Voltage selection 000: 1.8V 001: 2.0V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: Reserved									

#### LVDC Register

#### **LVD Operation**

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 1.8V and 3.3V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{LVD}$ , there may be multiple bit LVDO transitions.




The Low Voltage Detector also has its own interrupt which is contained within one of the Multi-function interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{LVD}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{DD}$  falls below the preset LVD voltage. This will cause the device to wake up from the IDLE Mode, however if the Low Voltage Detector wake-up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.



### Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0 and INT1 pins, while the internal interrupts are generated by various internal functions such as TMs, Time Base, LVD, EEPROM, SIM, UART and the A/D converter, etc.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.



#### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory. The registers fall into three categories. The first is the INTCO~INTC2 registers which setup the primary interrupts, the second is the MFI0~MFI2 registers which setup the Multi-function interrupts. Finally there is an INTEG register which setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/ disable bit or "F" for request flag.



Function	Enable Bit	Request Flag	Notes
Global	EMI	—	—
INTn Pins	INTnE	INTnF	n=0~1
Comparator	CPE	CPF	—
Multi-function	MFnE	MFnF	n=0~2
A/D Converter	ADE	ADF	—
Time Bases	TBnE	TBnF	n=0~1
SIM	SIME	SIMF	—
UART	UARTE	UARTF	—
LVD	LVE	LVF	—
EEPROM erase or write operation	DEE	DEF	—
СТМ	CTMPE	CTMPF	—
CTM	CTMAE	CTMAF	—
STM	STMPE	STMPF	—
STIVI	STMAE	STMAF	—
PTM	PTMPE	PTMPF	—
	PTMAE	PTMAF	—

Interrupt Register Bit Naming Conventions

Register	Bit										
Name	7	6	5	4	3	2	1	0			
INTEG	_	_	_		INT1S1	INT1S0	INT0S1	INT0S0			
INTC0	_	MF0F	CPF	<b>INT0F</b>	MF0E	CPE	INT0E	EMI			
INTC1	TB0F	ADF	MF2F	MF1F	TB0E	ADE	MF2E	MF1E			
INTC2	UARTF	SIMF	INT1F	TB1F	UARTE	SIME	INT1E	TB1E			
MFI0	_	_	STMAF	STMPF	_	_	STMAE	STMPE			
MFI1	CTMAF	CTMPF	PTMAF	PTMPF	CTMAE	CTMPE	PTMAE	PTMPE			
MFI2	_		DEF	LVF			DEE	LVE			

Interrupt Register List

### INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

00: Disable

- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges

Bit 1~0

- **INT0S1~INT0S0**: Interrupt edge control for INT0 pin 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges



## INTC0 Register

Bit	7	6	5	4	3	2	1	0		
Name		MF0F	CPF	INTOF	MF0E	CPE	INTOE	EMI		
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	—	0	0	0	0	0	0	0		
Bit 7	Unimplemented, read as "0"									
Bit 6	0: No 1	MF0F: Multi-function 0 interrupt request flag 0: No request 1: Interrupt request								
Bit 5	CPF: Comparator interrupt request flag 0: No request 1: Interrupt request									
Bit 4	INT0F: INT0 interrupt request flag 0: No request 1: Interrupt request									
Bit 3	<b>MF0E</b> : 1 0: Disa 1: Ena	able	ion 0 interr	upt control						
Bit 2	<b>CPE</b> : Co 0: Disa 1: Ena		nterrupt co	ntrol						
Bit 1	INT0E: INT0 interrupt control 0: Disable 1: Enable									
Bit 0	<b>EMI</b> : Gl 0: Disa 1: Ena		upt control							

### INTC1 Register

Bit	7	6	5	4	3	2	1	0			
Name	TB0F	ADF	MF2F	MF1F	TB0E	ADE	MF2E	MF1E			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0 0 0 0 0 0 0 0									
Bit 7	it 7 <b>TB0F</b> : Time Base 0 interrupt request flag 0: No request 1: Interrupt request										
Bit 6											
Bit 5	MF2F: Multi-function 2 interrupt request flag 0: No request 1: Interrupt request										
Bit 4	0: No 1	Multi-funct request rrupt reques		upt request	flag						
Bit 3	<b>TB0E</b> : Time Base 0 interrupt control 0: Disable 1: Enable										
Bit 2	<b>ADE</b> : A 0: Disa 1: Ena		er interrupt	control							



Bit 1	MF2E: Multi-function 2 interrupt control
	0: Disable
	1: Enable
Bit 0	MF1E: Multi-function 1 interrupt control

- 0: Disable
- 1: Enable

### INTC2 Register

Bit	7	6	5	4	3	2	1	0		
Name	UARTF	SIMF	INT1F	TB1F	UARTE	SIME	INT1E	TB1E		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7	tit 7 UARTF: UART interrupt request flag 0: No request 1: Interrupt request									
Bit 6	SIMF: SIM interrupt request flag 0: No request 1: Interrupt request									
Bit 5	INT1F: INT1 interrupt request flag 0: No request 1: Interrupt request									
Bit 4	0: No 1	Time Base 1 request rrupt request		equest flag						
Bit 3	UARTE 0: Disa 1: Ena		errupt cont	rol						
Bit 2	<b>SIME</b> : S 0: Disa 1: Ena		pt control							
Bit 1	INTIE: INT1 interrupt control 0: Disable 1: Enable									
Bit 0	<b>TB1E</b> : Time Base 1 interrupt control 0: Disable 1: Enable									

#### MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	_		STMAF	STMPF	_	—	STMAE	STMPE
R/W	—	—	R/W	R/W	—	—	R/W	R/W
POR			0	0	_	—	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5

Completion control of the control of

STMAF: STM Comparator A match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.



Bit 4	<ul> <li>STMPF: STM Comparator P match interrupt request flag</li> <li>0: No request</li> <li>1: Interrupt request</li> <li>Note that this bit must be cleared to zero by the application program when the interrupt</li> </ul>
	is serviced.
Bit 3~2	Unimplemented, read as "0"
Bit 1	<b>STMAE</b> : STM Comparator A match interrupt control 0: Disable 1: Enable
Bit 0	<b>STMPE</b> : STM Comparator P match interrupt control 0: Disable 1: Enable

### MFI1 Register

F

Bit	7	6	5	4	3	2	1	0			
Name	CTMAF	CTMPF	PTMAF	PTMPF	CTMAE	CTMPE	PTMAE	PTMPE			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7	<ul> <li>CTMAF: CTM Comparator A match interrupt request flag</li> <li>0: No request</li> <li>1: Interrupt request</li> <li>Note that this bit must be cleared to zero by the application program when the interrupt is serviced.</li> </ul>										
Bit 6	<ul> <li>CTMPF: CTM Comparator P match interrupt request flag</li> <li>0: No request</li> <li>1: Interrupt request</li> <li>Note that this bit must be cleared to zero by the application program when the interrupt is serviced.</li> </ul>										
Bit 5	<ul> <li>PTMAF: PTM Comparator A match interrupt request flag</li> <li>0: No request</li> <li>1: Interrupt request</li> <li>Note that this bit must be cleared to zero by the application program when the interrupt is serviced.</li> </ul>										
Bit 4	0: No 1: Inte	T: PTM Con request rrupt reque	st			-					
	Note tha is servic		ust be clear	ed to zero b	by the applie	cation prog	ram when t	he interrupt			
Bit 3	CTMAI 0: Disa 1: Ena		mparator A	match inte	rrupt contro	ol					
Bit 2	CTMPH 0: Disa 1: Ena		mparator P	match inter	rupt contro	1					
Bit 1	<b>PTMAE</b> : PTM Comparator A match interrupt control 0: Disable 1: Enable										
Bit 0	PTMPE 0: Disa 1: Ena		nparator P	match inter	rupt control	l					



Bit	7	6	5	4	3	2	1	0		
Name	—	_	DEF	LVF	_	_	DEE	LVE		
R/W	—	_	R/W	R/W	—	—	R/W	R/W		
POR		0 0 0 0 0 0								
Bit 7~6	Unimple	mented, re	ad as "0"							
Bit 5	<ul> <li>DEF: Data EEPROM interrupt request flag</li> <li>0: No request</li> <li>1: Interrupt request</li> <li>Note that this bit must be cleared to zero by the application program when the interrupt is serviced.</li> </ul>									
Bit 4	<ul> <li>LVF: LVD interrupt request flag</li> <li>0: No request</li> <li>1: Interrupt request</li> <li>Note that this bit must be cleared to zero by the application program when the interrupt is serviced.</li> </ul>									
Bit 3~2	Unimple	mented, re	ad as "0"							
Bit 1	<b>DEE</b> : Data EEPROM interrupt control 0: Disable 1: Enable									
Bit 0	LVE: LVD interrupt control 0: Disable 1: Enable									

#### MFI2 Register

#### Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector, if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from



becoming full. In case of simultaneous requests, the interrupt structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake up the device if it is in SLEEP or IDLE Mode, however to prevent a wake up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

### **External Interrupt**

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

#### **Comparator Interrupt**

The comparator interrupt is controlled by the internal comparator. A comparator interrupt request will take place when the comparator interrupt request flag, CPF, is set, a situation that will occur when the comparator output bit changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bit, CPE, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the comparator interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

### Multi-function Interrupts

Within the device there are three Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM interrupts, LVD interrupt and EEPROM erase or write operation interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags MFnF are set. The Multi-function interrupt flag will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and any one of the interrupts contained within each of the Multi-function interrupt occurs, a subroutine call to the related Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.



However, it must be noted that, although the Multi-function Interrupt request flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.


### A/D Converter Interrupt


The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### Time Base Interrupts

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happen their respective interrupt request flags, TB0F or TB1F, will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources  $f_{PSC0}$  or  $f_{PSC1}$ , originate from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSC0R and PSC1R register respectively.





#### PSC0R Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	—	—	CLKSEL01	CLKSEL00
R/W	_	—	—	—	—	—	R/W	R/W
POR						_	0	0

Bit 7~2 Unimplemented, read as "0"



CLKSEL01~CLKSEL00: Prescaler 0 clock source selection Bit 1~0

> 00: fsys 01: fsys/4 1x: f<sub>SUB</sub>

### PSC1R Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CLKSEL11	CLKSEL10
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	—		_		0	0

Bit 7~2 Unimplemented, read as "0"

#### Bit 1~0 CLKSEL11~CLKSEL10: Prescaler 1 clock source selection

00: f<sub>sys</sub>

- 01:  $f_{SYS}/4$ 1x: fsub
- TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	—	_	—	—	TB02	TB01	TB00
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_		—	_	0	0	0

Bit 7 TB0ON: Time Base 0 Enable Control

- 0: Disable
- 1: Enable

Bit 6~3 Unimplemented, read as "0"

#### TB02~TB00: Time Base 0 time-out period selection Bit 2~0

- 000:  $2^8/f_{PSC0}$  $001 \colon 2^9 \! / f_{PSC0}$ 010: 210/fpsc0  $011: 2^{11}/f_{PSC0}$ 100:  $2^{12}/f_{PSC0}$  $101{:}\ 2^{13}\!/f_{PSC0}$
- 110:  $2^{14}/f_{PSC0}$
- 111: 215/f<sub>PSC0</sub>

### • TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB10N	—	—	—	—	TB12	TB11	TB10
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0		_	_		0	0	0

Bit 7

TB1ON: Time Base 1 Enable Control 0: Disable

1: Enable

Bit 6~3 Unimplemented, read as "0"

000:  $2^8/f_{PSC1}$ 

- $\begin{array}{c} 001:\ 2^9/f_{PSC1} \\ 010:\ 2^{10}\!/f_{PSC1} \end{array}$
- $010: 2^{11}/f_{PSC1}$
- 100: 212/f<sub>PSC1</sub>
- 101: 213/fpsc1
- $110:\,2^{14}\!/f_{PSC1}$
- $111:\,2^{15}\!/f_{PSC1}$

TB12~TB10: Time Base 1 time-out period selection Bit 2~0



### **TM Interrupts**

The Compact, Standard and Periodic TMs each have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

#### Serial Interface Module Interrupt

The Serial Interface Module Interrupt, also known as the SIM interrupt. A SIM Interrupt request will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, an I<sup>2</sup>C slave address match or I<sup>2</sup>C bus time-out occurrence. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective SIM Interrupt vector, will take place. When the Serial Interface Interrupt is serviced, the SIMF flag will also be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **UART Transfer Interrupt**

The UART Transfer Interrupt is controlled by several UART transfer conditions. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and UART Interrupt enable bit, UARTE, must first be set. When the interrupt is enabled, the stack is not full and any of the conditions described above occurs, a subroutine call to the UART Interrupt vector, will take place. When the interrupt is serviced, the UART Interrupt flag, UARTF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **LVD** Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.



#### **EEPROM** Interrupt

The EEPROM Interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Erase or Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Erase or Write cycle ends, a subroutine call to the respective Multi-function Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

#### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

#### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake-up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



## **RF Transceiver**

The device contains a Sub-1GHz RF transceiver. This chapter will introduce the RF transceiver in terms of Memory Mapping, SFR Mapping and Bit Definition, and Functional Description.

### Memory Mapping

00h 1Fh	Common Area	
20h 3Fh	Bank 0	Bank 1

Common Area: It contains 32 bytes space. Accessing addresses 00h~1Fh always means to access the Common Area regardless of Bank Pointer configuration.

Bank 0~1: Each bank contains 32 bytes space. They are selected by the Bank Pointer.

The Bank Pointer, BANK[1:0], which is defined in the Common Area, can be set directly by the Set Register Bank command and read/written by the Control Register command.

#### **Control Register Access** CMD reg DATA reg DATA reg+1 DATA reg+2 DATA reg+3 DATA reg+4 Read/Write Register CMD FIFO DATA0 DATA1 DATA2 DATA3 DATA4 DATAn Read/Write RF FIFO Read/Write CMD DATA0 DATA1 DATA2 DATA3 SYNCWORD register SYNCWORD Strobe Command Followed by n-byte Data (CmdD) Reset RF register CMD RF RESET CMD TX FIFO RESET Reset TX FIFO pointer Reset RX FIFO register CMD RX FIFO RESET Set Register Bank CMD SET REG. BANK Strobe Command Only (CmdO

### SFR Mapping and Bit Definition

### **Common Area Control Register**

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value except the FSYCK\_EN, FSYCK\_DIV[1:0], PWRON, GIO1S[2:0], GIO2S[2:0], PADDS[1:0], GIO3S[3:0], GIO4S[3:0], GIOPU[4:1], SPIPU, SDO\_TEN bits in the RC1, IO1, IO2 and IO3 registers. These bits keep unchanged after software reset.



Adda	Name				Bit					
Addr.	Name	7	6	5	4	3	2	1	0	
00h	CFG1	OOK_EN	AGC_EN	RXCON_EN	DIR_EN			BANK	([1:0]	
01h	RC1	PWRON	FSYCK_RDY	XCLK_RDY	XCLK_EN	FSYCK	_DIV[1:0]	FSYCK_EN	RST_LL	
02h	IRQ1	RXTO	RXFFOW		RXCRCF	RXDE	TS[1:0]	IRQCPOR	IRQPOR	
03h	IRQ2	ARKTFIE	ATRCTIE	FIFOLTIE	RXERRIE	RXDETIE	CALCMPIE	RXCMPIE	TXCMPIE	
04h	IRQ3	ARKTFIF	ATRCTIF	FIFOLTIF	RXERRIF	RXDETIF	CALCMPIF	RXCMPIF	TXCMPIF	
06h	101	PAD	DS[1:0]		GIO2S[2:0]			GIO1S[2:0]		
07h	102		GIO4	S[3:0]			GIO3	S[3:0]		
08h	103	SDO_TEN	SPIPU	_		GIOP	U[4:1]		_	
09h	FIFO1	—				TXFFS	A[5:0]			
0Ah	FIFO2	—	—	_	RXPL2F_ EN	FFINF_ EN	FFMG_EN	FFMG	6[1:0]	
0Bh	PKT1				TXPMLEN	[7:0]				
0Ch	PKT2	PI	D[1:0]	TRAILER_EN	WHTFMT[0]	SYNCLEN[1:0]				
0Dh	PKT3	MCH_EN	FEC_EN	CRC_EN	CRCFMT	PLLEN_ EN	PLHAC_ EN	PLHLEN	PLH_EN	
0Eh	PKT4	WHT_EN			WH	TSD[6:0]				
0Fh	PKT5				TXDLEN[	7:0]				
10h	PKT6				RXDLEN[	7:0]				
11h	PKT7	RXF	PID[1:0]	D	LY_RXS[2:0]		D	DLY_TXS[2:0]		
12h	PKT8		—			PLHA	[5:0]			
13h	PKT9				PLHEA[7	:0]				
14h	MOD1				DTR[7:0	0]				
15h	MOD2		RXFD	DS[11:8]		DITH	ER[1:0]	—	DTR[8]	
16h	MOD3				RXFDOS[	7:0]				
17h	DM1	—	—			MDIV	[5:0]			
18h	DM2	_	_			SDR[	5:0]			
19h	DM3	CSF_ SW_ENFD_MOD[6:0]								
1Ah	DM4					CFO_ DSEL	_	PH_DIFF_ MOD		
1Bh	DM5				FD_HOLD	[7:0]				
1Eh	DM8				M_RATIO[	7:0]				

Note: The addresses which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

The reset value shown in the following register description tables means the software reset results of strobe command.



Bit									
Name	OOK_EN	AGC_EN	RXCON_EN	DIR_EN	—	—	BANK	<[1:0]	
R/W	R/W	R/W	R/W	R/W	—	—	R/	W	
Reset	0	0	0	0	0	0	0	0	
Bit 7	0: GF	OOK_EN: OOK mode enable 0: GFSK mode 1: OOK mode, support Direct mode (DIR_EN=1) only							
Bit 6	AGC_EN: AGC enable 0: Disable 1: Enable								
Bit 5	RXCON_EN: RX continue mode enable 0: Disable 1: Enable Note that this bit only affects normal RX mode and ATR RX mode without ARK function.								
Bit 4	0: TX	/RX data fi	node enable rom packet har rom/to externa						
Bit 3~2	Reserve	ed, must be	"00"						
Bit 1~0	<ul> <li>BANK[1:0]: Control register bank selection</li> <li>00: Bank 0</li> <li>01: Bank 1</li> <li>10: Bank 2</li> <li>11: Reserved</li> <li>This selection can be set by both the Set Register Bank command and Control Register command.</li> </ul>						ol Register		

### CFG1: Configuration Control Register 1

#### • RC1: Reset/Clock Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	PWRON	FSYCK_RDY	XCLK_RDY	XCLK_EN	FSYCK_	DIV[1:0]	FSYCK_EN	RST_LL
R/W	R/W	R	R	R/W	R/	W	R/W	R/W
POR	1	—	_	—	0	0	0	_
Reset	—	0	0	1	_	—	—	0

Bit 7

#### **PWRON**: 3.3V power on flag

This bit is only set to 1 by power on reset and not affected by software reset of strobe command. After being set high, this bit should be cleared by application program. The firmware can check this flag status and determine whether to execute auto calibration in the Light Sleep mode.

Bit 6 FSYCK\_RDY: FSYCK clock ready flag (ready only)

- 0: Not ready
- 1: Ready

This bit is used to indicate that whether the FSYCK clock is ready for operation. This bit will be automatically cleared when FSYCK\_EN=0, when power on reset occurs or when a Deep Sleep command or an Idle command is received.

Bit 5 XCLK\_RDY: XCLK clock ready flag (ready only)

- 0: Not ready
- 1: Ready

This bit is used to indicate whether the XCLK debounce counter is full and XCLK is ready for operation. Note that when exiting the Deep Sleep state, this flag may need a certain period before being set high. This bit will be automatically cleared to zero when XCLK\_EN=0, when RST\_LL=1, when power on reset occurs or when a software reset command, a Deep Sleep command or an Idle command is received.



#### Bit 4 XCLK EN: XCLK clock enable 0: Disable 1: Enable Setting this bit high will enable the XCLK path to the baseband block while clearing this bit to zero can save power if required. The XCLK clock should be enabled when writing data to the FIFO. Bit 3~2 FSYCK\_DIV[1:0]: FSYCK clock (XCLK division) selection 00: 1/1 XCLK 01: 1/2 XCLK 10: 1/4 XCLK 11: 1/8 XCLK Bit 1 FSYCK EN: FSYCK clock enable 0: Disable 1: Enable RST LL: Low voltage (1.2V) logic reset control Bit 0 0: Release reset 1: Reset

### • IRQ1: Interrupt Control Register 1

	Bit	7	6	5	4	3	2	1	0
1	Name	RXTO	RXFFOW	—	RXCRCF	RXDE	TS[1:0]	IRQCPOR	IRQPOR
	R/W	R	R	_	R/W	R/	W	R/W	R/W
F	Reset	0	0	0	0	1	0	0	1

Bit 7

Bit 1

### RXTO: RX time-out flag

0: RX time-out does not occur

1: RX time-out occurs

This flag will be set high by hardware when the RX time-out condition occurs and automatically cleared when a Light Sleep strobe command is received, when the RF transceiver enters the RX continuous mode, when WOR/WOT wake up occurs or when the RF transceiver enters the ARK TX/RX mode.

#### Bit 6 **RXFFOW**: RX FIFO overwrite flag 0: RX FIFO overwrite does not occur

1: RX FIFO overwrite occurs

1: KX FIFO overwrite occurs

This flag will be set high by hardware when the RX FIFO overwrite condition occurs and automatically cleared when an RX FIFO reset strobe command or an RX strobe command is received.

- Bit 5 Reserved, must be "0"
- Bit 4 **RXCRCF**: RX CRC failure flag
- Bit 3~2 **RXDETS[1:0]**: RX detect selection
  - 00: Detect carry
  - 01: Reserved

### 10/11: Detect SYNCWORD

- **IRQCPOR:** IRQ flags clearing polarity selection 0: IRQ flags are cleared by writing 0 to the corresponding bits
  - 1: IRQ flags are cleared by writing 1 to the corresponding bits

#### Bit 0 IRQPOR: IRQ signal polarity selection 0: Active low

- 1: Active high
- 1: Active high

When an IRQ flag in the IRQ3 register is set high and the corresponding IRQ function is enabled, the active level of the IRQ signal is determined by this configuration.



Bit	7	6	5	4	3	2	1	0
Name	ARKTFIE	ATRCTIE	FIFOLTIE	RXERRIE	RXDETIE	CALCMPIE	RXCMPIE	TXCMPIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit 7	ARKTFIE: ARK TX Failure IRQ Enable 0: Disable 1: Enable							
Bit 6	ATRCTIE: ATR Cycle Timer IRQ Enable 0: Disable 1: Enable							
Bit 5	<b>FIFOLTIE</b> : FIFO Low Threshold IRQ Enable 0: Disable 1: Enable							
sit 4	0: D	RRIE: RX isable nable	Error IRQ	Enable				
sit 3	0: D	ETIE: RX isable nable	Event Dete	ected IRQ E	nable			
Bit 2	CALCMPIE: Calibration Complete IRQ Enable 0: Disable 1: Enable							
Bit 1	0: D	<b>MPIE</b> : RX isable nable	Complete	IRQ Enable	•			
Bit 0	0: D	MPIE: TX isable nable	Complete 1	IRQ Enable				

### IRQ2: Interrupt Control Register 2

#### • IRQ3: Interrupt Control Register 3

Bit	7	6	5	4	3	2	1	0
Name	ARKTFIF	ATRCTIF	FIFOLTIF	RXERRIF	RXDETIF	CALCMPIF	RXCMPIF	TXCMPIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

When the individual flag within this register is set high by the hardware, the corresponding IRQ will be generated. These flags can be cleared by writing 0 or 1 to the corresponding flag which is determined by the IRQCPOR bit configuration.

Bit 7 **ARKTFIF:** ARK TX Failure IRQ Flag 0: No request 1: Interrupt request Bit 6 ATRCTIF: ATR Cycle Timer IRQ Flag 0: No request 1: Interrupt request This flag will be set high when the ATRCT timer is full. FIFOLTIF: FIFO Low Threshold IRQ Flag Bit 5 0: No request 1: Interrupt request When in the Burst TX mode, if this flag is set high, it means that TX FIFO data length is less than FFMG setting threshold and there are TX data to be written into the FIFO. When in the Burst RX mode, if this flag is set high, it means that RX FIFO remaining

than FFMG setting threshold.

space is less than FFMG setting threshold and the remaining RX data length is longer



Bit 4	RXERRIF: RX Error IRQ Flag
	0: No request
	1: Interrupt request
	The RX error conditions include RX failure, CRC failure (CRC_EN=1) or RX FIFO overwrite.
Bit 3	RXDETIF: RX Event Detected IRQ Flag
	0: No request
	1: Interrupt request
	The RX events include carry and syncword, and the actual trigger source is determined
	by the RXDETS[1:0] configuration.
Bit 2	CALCMPIF: Calibration Complete IRQ Flag
	0: No request
	1: Interrupt request
	If ACAL_EN=0, the LIRC calibration is enabled by its individual calibration enable
	bit and the calibration completion will trigger IRQ. If ACAL_EN=1, VCO and RC calibrations are enabled and both completion will trigger IRQ.
Bit 1	RXCMPIF: RX Complete IRQ Flag
	0: No request
	1: Interrupt request
	When the RX operation is completed without any error, this flag will be set high by
	hardware.
Bit 0	TXCMPIF: TX Complete IRQ Flag

- 0: No request
- 1: Interrupt request

### IO1: I/O Control Register 1

Bit	7	6	5	4	3	2	1	0			
Name	PADD	S[1:0]		GIO2S[2:0]			GIO1S[2:0]				
R/W	R/	W		R/W			R/W				
POR	0	1	0	0	0	0	0	0			
Bit 7~6	PADDS	[ <b>1:0]</b> : PAD	driving stre	ength select	ion (only re	eset by POF	R)				
	00: 0.5	mA									
	01: 1m	A									
	10: 5m	A									
	11:10	nA									
Bit 5~3	GIO2S[2	GIO2S[2:0]: GIO2 pin function selection (only reset by POR)									
	000/11	000/111: No function, input									
	001: S	DO, 4-wire	SPI data, o	output							
	010: T	RXD, direc	t mode TX	D/RXD, inj	put/output						
	011: T	XD, direct	mode TXD	, input							
	100: R	XD, direct	mode RXE	), output							
		~ .	ot request, o								
	110: R	OSCi, ATR	clock exte	rnal input							
Bit 2~0	GIO1S[2	2:0]: GIO1	pin functio	on selection	(only reset	by POR)					
		1: No func									
	001: S	DO, 4-wire	SPI data, o	output							
	010: T	RXD, direc	t mode TX	D/RXD, inj	put/output						
			mode TXD								
			mode RXE	-							
			ot request, o								
	110: R	OSCi, ATR	clock exte	rnal input							



Bit	7	6	5	4	3	2	1	0				
Name		GIO4	S[3:0]			GIO3S[3:0]						
R/W		R/W R/W										
POR	0	0	0	0	0	0	0	0				
5it 7~4	0000/0 0001: 5 0010: 7 0011: 7	0111: No fu SDO, 4-win FRXD, direc FXD, direc	nction, inpu e SPI data,	output XD/RXD, ii D, input								

#### IO2: I/O Control Register 2

	0010: TRXD, direct mode TXD/RXD, input/output	
	0011: TXD, direct mode TXD, input	
	0100: RXD, direct mode RXD, output	
	0101: IRQ, interrupt request, output	
	0110: ROSCi, ATR clock external input	
	1000: TBCLK, TX bit (data) clock, output	
	1001: RBCLK, RX bit (recovery) clock, output	
	1010: FSYCK, i.e. XCLK 1/1, 1/2, 1/4, 1/8 output	
	1011: LIRCCLK, internal LIRC clock with debounce, output	
	1100: EPA_EN, external PA enable, output	
	1101: ELAN_EN, external LNA enable, output	
	1110: TRBCLK, TBCLK in TX mode or RBCLK in RX mode, output	
	1111: PDB, Power down bar and XO enable, output	
Bit 3~0	GIO3S[3:0]: GIO3 pin function selection (only reset by POR)	
	0000/0111: No function, input	
	0001: SDO, 4-wire SPI data, output	
	0010: TRXD, direct mode TXD/RXD, input/output	
	0011: TXD, direct mode TXD, input	
	0100: RXD, direct mode RXD, output	
	0101: IRQ, interrupt request, output	
	0110: ROSCi, ATR clock external input	
	1000: TBCLK, TX bit (data) clock, output	
	1001: RBCLK, RX bit (recovery) clock, output	
	1010: FSYCK, i.e. XCLK 1/1, 1/2, 1/4, 1/8 output	
	1011: LIRCCLK, internal LIRC clock with debounce, output	
	1100: EPA_EN, external PA enable, output	
	1101: ELAN_EN, external LNA enable, output	
	1110: TRBCLK, TBCLK in TX mode or RBCLK in RX mode, output	

1111: PDB, Power down bar and XO enable, output

### • IO3: I/O Control Register 3

Bit	7	6	5	4	3	2	1	0			
Name	SDO_TEN	SPIPU	—		GIOPU[4:1]						
R/W	R/W	R/W	—		R/W						
POR	0	1	1	1	1	1	1	1			
Bit 7	<b>SDO_TE</b> 0: Disab 1: Enabl	le	state enabl	e (only res	et by POR)	)					
Bit 6	SPIPU: 3- 0: Disab 1: Enabl	le	ull-up enat	ole (only rea	set by POR	2)					



When this bit is set high, it only controls the pull-up function for the CSN, SCK and SDIO pins. Note that the pull-up function of the SDO pin for the 4-wire SPI is configured using the GIOPU[4:1] bits.

- Bit 5 Reserved, must be "1"
- Bit 4~1GIOPU[4:1]: GIO pin function pull-up enable control (only reset by POR)These bits control the pull-high function of the GIO4~GIO1 pins respectively.
- Bit 0 Reserved, must be "1"

### • FIFO1: FIFO Control Register 1

Bit	7	6	5	4	3	2	1	0		
Name	—	—		TXFFSA[5:0]						
R/W	—	—		R/W						
Reset	0	0	0	0	0	0	0	0		

Bit 7~6 Reserved, must be "00"

Bit 5~0 **TXFFSA[5:0]**: TX FIFO start address, used for Block FIFO mode

### • FIFO2: FIFO Control Regsiter 2

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	RXPL2F_ EN	FFINF_ EN	FFMG_ EN	FFMG[1:0]	
R/W	—	—	—	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	1

Bit 7~5 Reserved, must be "000"

Bit 4 **RXPL2F\_EN**: RX payload length byte to FIFO enable

- 0: Disable
- 1: Enable

Setting this bit high will place the payload length byte in the packet to RX FIFO. In the RX continue mode (RXCON\_EN=1), this bit should be set to 1 to support multiple payload in single RX FIFO.

- Bit 3 **FFINF\_EN**: FIFO infinite length mode enable 0: Disable
  - 1: Enable
- Bit 2 **FFMG\_EN**: FIFO length margin detect enable 0: Disable
  - 1: Enable

Bit 1~0 **FFMG[1:0]**: FIFO length margin selection

Threshold of remaining data in TX FIFO:

- 00: 4 bytes
- 01: 8 bytes
- 10: 16 bytes
- 11: 32 bytes

Threshold of remaining space in RX FIFO:

- 00: 4 bytes
- 01: 8 bytes
- 10: 16 bytes
- 11: 32 bytes

After the FIFO length margin detect function has been enabled by setting the FFMG\_ EN bit high and the required FIFO length margin has been selected by setting these bits, when the selected condition occurs the FIFOLTIF flag will be set high. In this case, an interrupt signal will also be generated if the corresponding interrupt function has been enabled.



### PKT1: Packet Control Register 1

Bit	7	6	5	4	3	2	1	0		
Name		TXPMLEN[7:0]								
R/W		R/W								
Reset	0	0	0	0	0	0	0	1		

Bit 7~0 **TXPMLEN**[7:0]: TX preamble length

Transmit preamble length=(TXPMLEN[7:0]+1) words; the word length, 1 byte or 2 bytes, is further determined by the PMLP\_EN and PMLPLEN settings.

### • PKT2: Packet Control Register 2

Bit	7	6	5	4 3 2		1	0	
Name	PID	[1:0]	TRAILER_EN	WHTFMT[0]	SYNCL	EN[1:0]	—	—
R/W	R/	W	R/W	R/W	R/	W	—	—
Reset	0	0	1	0	0	1	0	0

### Bit 7~6 **PID[1:0]**: TX Packet ID

This ID will be placed in the highest two bits of the payload header field when the header option is enabled using the PLH\_EN bit.

- Bit 5**TRAILER\_EN:** Trailer field enable<br/>0: Disable<br/>1: EnableBit 4**WHTFMT[0]:** Whitening format selection bit 0<br/>WHTFMT[1:0]=<br/>00: BC66F36xx,  $G(X)=X^7+X^6+X^5+X^4+1$ <br/>01: PN7,  $G(X)=X^7+X^4+1$ <br/>10: PN9-CCITT,  $G(X)=X^9+X^5+1$ <br/>11: PN9-IBM,  $G(X)=X^9+X^5+1$ <br/>The WHTFMT[1] bit is located in the PKT10 register.Bit 3~2**SYNCLEN[1:0]:** TX/RX mode SYNCWORD length setti
  - Bit 3~2 SYNCLEN[1:0]: TX/RX mode SYNCWORD length setting bit 1~0 Final SYNCWORD length=({SYNCLEN[1:0], SYNCLENLB})+1; SYNCLENLB is located in the PKT10 register.
- Bit 1~0 Reserved, must be "00"

### • PKT3: Packet Control Register 3

Bit	7	6	5	4	3	2	1	0		
Name	MCH EN	FEC_EN	CRC_EN	CRCFMT	PLLEN_EN	PLHAC EN	PLHLEN	PLH_EN		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0 0 1 0 0 0 0 0									
Bit 7	0: Di 1: En	able		e enable						
Bit 6	FEC_EN: FEC enable 0: Disable 1: Enable									
Bit 5	CRC_EN: CRC field enable 0: Disable 1: Enable									
Bit 4	0: CC		RC, G(X)=	ection X <sup>16</sup> +X <sup>12</sup> +X <sup>6</sup> +X <sup>15</sup> +X <sup>2</sup> +						



Bit 3	PLLEN_EN: Payload length field enable 0: Disable
	1: Enable
Bit 2	<ul> <li>PLHAC_EN: Payload header address correction enable control</li> <li>0: Disable, PLHA[5:0] and PLHEA[7:0] can be used as software flags defined by users.</li> <li>1: Enable, PLHA[5:0] and PLHEA[7:0] of TX/RX devices must include the same</li> </ul>
	address, otherwise the packet will be regarded as a failed packet.
	Note: Whether the PLHEA[7:0] is included or not is determined by the PLHLEN bit setting.
Bit 1	PLHLEN: Payload header length 0: 1 byte 1: 2 bytes
Bit 0	PLH_EN: Payload header field enable 0: Disable 1: Enable

### • PKT4: Packet Control Register 4

B	it	7	6	5	4	3	2	1	0			
Nar	me	WHT_EN		WHTSD[6:0]								
R/	W	R/W		R/W								
Res	set	0	0	1	1	0	1	1	0			

Bit 7 WHT\_EN: Data whitening enable

0: Disable

1: Enable

Bit 6~0 WHTSD[6:0]: Data whitening seed bit 6~0 WHTSD[8:7] is located in the PKT15 register.

### • PKT5: Packet Control Register 5

Bit	7	6	5	4	3	2	1	0		
Name		TXDLEN[7:0]								
R/W		R/W								
Reset	0	1	0	0	0	0	0	0		

Bit 7~0 **TXDLEN[7:0]**: TX data length (unit: byte, used in burst mode only)

#### • PKT6: Packet Control Register 6

Bit	7	6	5	4	3	2	1	0			
Name	RXDLEN[7:0]										
R/W		R/W									
Reset	0 1 0 0 0 0 0 0										

Bit 7~0

~0 **RXDLEN[7:0]**: RX data length (unit: byte; used in burst mode only)

When the PLLEN\_EN bit is cleared to 0, the received data length is determined by this field.

When this register is read, the read value indicates the RX data length in FIFO. The default read value is 00h.



		- J							
Bit	7	6	5	4	3	2	1	0	
Name	RXPI	D[1:0]	D	LY_RXS[2:	D]	DLY_TXS[2:0]			
R/W	F	र		R/W		R/W			
Reset	0	0	1 0 0 0 0				0		

### • PKT7: Packet Control Register 7

Bit 7~6 **RXPID[1:0]**: Received packet PID (read only)

Bit 5~3	<b>DLY_RXS[2:0]</b> : RX block stable time after RX is enabled
---------	--

000: 4µs

- 001: 8µs
- 010: 12μs
- 011: 16µs
- 100: 20μs 101: 32μs
- 1101: 52μs
- . 111: 100μs


Bit 2~0

These bits are used to select the waiting time between RX enable and RX stable. This time should be configured to a value greater than the default RX DCOC turbo mode delay time of  $6\mu$ s.

DLY\_TXS[2:0]: TX start (delay) time before entering the TX mode

000: 0μs 001: 10μs 010: 20μs 011: 40μs 100: 60μs 101: 80μs 110: 100μs 111: 120μs

It is used to align the timing between transmitter and receiver in ARK mode.



### PKT8: Packet Control Register 8

Bit	7	6	5	4	3	2	1	0		
Name	—	—		PLHA[5:0]						
R/W	—	_		R/W						
Reset	0	0	0	0	0	0	0	0		

Bit 7~6 Reserved, must be "00"

Bit 5~0 PLHA[5:0]: Payload header address to support broadcast

Address=0 in RX mode means not doing address correction check. Write: write data to TX PLHA[5:0]. Read: read data from RX PLHA[5:0].



### PKT9: Packet Control Register 9

Bit	7	6	5	4	3	2	1	0				
Name		PLHEA[7:0]										
R/W		R/W										
Reset	0	0 0 0 0 0 0 0 0										

Bit 7~0 **PLHEA**[7:0]: Payload header extended address to support broadcast Address=0 in RX mode means not doing address correction check.

#### MOD1: Modulator Control Register 1

Bit	7	6	5	4	3	2	1	0				
Name		DTR[7:0]										
R/W		R/W										
Reset	0	0 0 0 0 0 0 1										

#### Bit 7~0 **DTR[7:0]**

DTR[8:0]: Data rate divider, DTR[8] is loaced in the MOD2 register.

Data Rate= $f_{XTAL}/[32 \times (DTR[8:0]+1)]$ , here data rate indicates TBCLK. Note that DTR[8:0] can only be an odd number.

#### MOD2: Modulator Control Register 2

Bit	7	6	5	4	3	2	1	0
Name		RXFDC	DS[11:8]		DITHER[1:0]		—	DTR[8]
R/W		R/	W		R/	W	—	R/W
Reset	1	0	0	1	0	0	0	0

#### Bit 7~4 **RXFDOS**[11:8]

RXFDOS[11:0]: RX frequency diavation offset, RXFDOS[7:0] is located in the MOD3 register.

Write to RXFDOS[11:8] first and then write to RXFDOS[7:0] to fully update RXFDOS[11:0].

 $RXFDOS[11:0]=Floor\{(f_{IF}/f_{XTAL})\times 2^{17}\}$ 

### Bit 3~2 **DITHER[1:0]**: Dither value

Bit 1 Reserved, must be "0"

#### Bit 0 **DTR[8]**:

DTR[8:0]: Data rate divider, DTR[7:0] is loaced in the MOD1 register.

Data Rate= $f_{XTAL}/[32 \times (DTR[8:0]+1)]$ , here data rate indicates TBCLK. Note that DTR[8:0] can only be an odd number.

#### MOD3: Modulator Control Register 3

Bit	7	6	5	4	3	2	1	0					
Name		RXFDOS[7:0]											
R/W		R/W											
Reset	1	0	0	1	1	0	1	0					

Bit 7~0 **RXFDOS**[7:0]

RXFDOS[11:0]: RX frequency diavation offset, RXFDOS[11:8] is loaced in the MOD2 register.

Write to RXFDOS[11:8] first and then write to RXFDOS[7:0] to fully update RXFDOS[11:0].

 $RXFDOS[11:0]{=}Floor\{(f_{IF}/f_{XTAL}){\times}2^{17}\}$ 



### DM1: Demodulator Control Register 1

Bit	7	6	5	4	3	2	1	0		
Name	—	—	MDIV[5:0]							
R/W	—	—	R/W							
Reset	0	0	0 0 0 0 1 1							

Bit 7~6 Reserved, must be "00"

Bit 5~0 **MDIV[5:0]**: Demodulator operation clock divider DMCLK=ADCLK/(MDIV[5:0]+1)

#### • DM2: Demodulator Control Register 2

Bit	7	6	5	4	3	2	1	0			
Name	—	—	SDR[5:0]								
R/W	_	—		R/W							
Reset	0	0	0	0	0	0	0	0			

Bit 7~6 Reserved, must be "00"

Bit 5~0

**SDR[5:0]**: Decimator operation clock after phase extract SDR[5:0]+1=DMCLK/(8×DATA\_RATE), here DATA\_RATE indicates RBCLK.

#### • DM3: Demodulator Control Register 3

Bit	7	6	5	4	3	2	1	0			
Name	CSF_SW_EN		FD_MOD[6:0]								
R/W	R/W		R/W								
Reset	1	1	1	0	0	0	0	0			

Bit 7 **CSF\_SW\_EN**: Channel selection filter auto bandwidth switch enable 0: Disable 1: Enable

Bit 6~0 **FD\_MOD[6:0]**: Frequency deviation modifier FD\_MOD=Round((h/(SDR[5:0]+1))×128); h=modulation index

SDR[5:0]+1=DMCLK/(8×DATA\_RATE)

#### • DM4: Demodulator Control Register 4

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	_	CFO_DSEL	—	PH_DIFF_MOD	—
R/W	—	—	—	—	R/W	—	R/W	—
Reset	0	0	0	0	1	0	0	0

Bit 7~4 Reserved, must be "0000"

Bit 3 **CFO\_DSEL**: CFO correction domain selection 0: Analog domain 1: Digital domain

Bit 2 Reserved, must be "0"

- Bit 1 PH\_DIFF\_MOD: Phase difference extract mode setting 0: Phase extract range [-pi/2, pi/2] 1: Phase extract range [-pi, pi]
- Bit 0 Reserved, must be "0"



### DM5: Demodulator Control Register 5

Bit	7	6	5	4	3	2	1	0		
Name	FD_HOLD[7:0]									
R/W	R/W									
Reset	0	0	1	1	0	0	0	0		

Bit 7~0 **FD\_HOLD[7:0]**: Frequency deviation threshold for "preamble + SYNCWORD" detection

#### DM8: Demodulator Control Register 8

Bit	7	6	5	4	3	2	1	0			
Name		M_RATIO[7:0]									
R/W		R/W									
Reset	0	1	0	0	0	0	0	0			

Bit 7~0 M\_RATIO[7:0]: For CFO calulation

 $M_RATIO=round(1/(MDIV[5:0]+1)\times 2^8)$ 

### Bank 0 Control Registers

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value except the LIRC\_EN and LIRC\_OW bits in the XO3 register. These bits keep unchanged after software reset.

Addr.	Name				E	Bit					
Addr.	Name	7	6	5	4	3	2	1	0		
20h	OM	PWR_SOFT	BAND_	SEL[1:0]	—	ACAL_EN	RTX_EN	RTX_SEL	SX_EN		
22h	SX1	_				D_N[6:0	)]				
23h	SX2				D_ł	([7:0]					
24h	SX3				D_K	[15:8]					
25h	SX4	_	—	—	—		D_k	[19:16]			
26h	STA1	_	—	—	CD_FLAG	_		OMST[2:0]			
28h	RSSI2		_				RSSI_0	CTHD[3:0]			
29h	RSSI3				RSSI_NE	EGDB[7:0]					
2Ah	RSSI4				RSSI_SYI	NC_OK[7:0]					
2Bh	ATR1	ATRCLK	_DIV[1:0]	ATRCLKS	ATRTU	ATRCTM	ATR	M[1:0]	ATR_EN		
2Ch	ATR2		ATRCYC[7:0]								
2Dh	ATR3		ATRCYC[15:8]								
2Eh	ATR4		ATRRXAP[7:0]								
2Fh	ATR5		ATRRXEP[7:0]								
30h	ATR6				ATRRX	EP[15:8]					
31h	ATR7		ARKNN	<b>/</b> [3:0]		—	ATR_W	DLY[1:0]	ARK_EN		
32h	ATR8				ARKR	KAP[7:0]					
33h	ATR9					CT[7:0]					
34h	ATR10		1		ATRC	T[15:8]					
35h	ATR11	ATRCYCM		_				ATRRXAP[10:8]			
36h	PTK10		WHTFMT[1]	CRCBYTEO	CRCBITO	CRCINV	SYNCLENLB	PMLPLEN	PMLP_EN		
37h	PTK11				PMLP	AT[7:0]					
38h	PTK12				PMLP	AT[15:8]					
39h	PTK13		CRCSD[7:0]								
3Ah	PTK14			1		D[15:8]					
3Bh	PTK15	WHTS			OOKDT	_TS[3:0]		OOKDT_POR	OOKDT_EN		
3Ch	XO1	XSHIF	T[1:0]	—			XO_TRIM[4	:0]			
3Dh	XO2		—		XO_SW			_			



Addr.	Name		Bit										
Auur.	Name	7	7 6 5 4 3 2 1 0										
3Eh	XO3	LIRCCAL_EN	LIRC_OW		LIRC_OP[4:0]								
3Fh	TX2	_	-	CT_PAD[5:0]									

Note: The addresses which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

The reset value shown in the following register description tables means the software reset results of strobe command.

Bit	7	6	5	4	3	2	1	0	
Name	PWR_SOFT	BAND_	SEL[1:0]	_	ACAL_EN	RTX_EN	RTX_SEL	SX_EN	
R/W	R/W	R/W		_	R/W	R/W	R/W	R/W	
Reset	0	0	1	0	0	0	0	0	
Bit 7	<b>PWR_SOFT</b> : RF operation mode selection 0: RF normal operation mode 1: RF engineering mode								
3it 6~5									
Bit 4	Reserved,	must be "(	)"						
3it 3	ACAL_EN: Auto calibration enable 0: Disable 1: Enable When this bit is set high, both the VCO and RC calibrations will be enabled. When the								
Bit 2	<ul> <li>VCO and RC calibrations are completed, this bit will be cleared to zero by hardware.</li> <li>RTX_EN: RX or TX mode enable</li> <li>0: Disable</li> <li>1: Enable</li> <li>After the RX or TX mode has been selected by the RTX_SEL bit, setting this bit high</li> </ul>								
Bit 1	0: RX n	<pre>will enable the selected mode. RTX_SEL: RX or TX mode selection 0: RX mode 1: TX mode</pre>							
Bit 0	<ul> <li>SX_EN: Synthesizer enable (standby mode enable control)</li> <li>0: Disable</li> <li>1: Enable</li> <li>Setting this bit high will enable the PFD, CP and VCO functions.</li> </ul>								

### OM: Operation Mode Control Register



### SX1: Fractional-N Synthesizer Control Register 1

Bit	7	6	5	4	3	2	1	0			
Name	—		D_N[6:0]								
R/W	—		R/W								
Reset	0	0	1	1	0	1	1	0			

Bit 7 Reserved, must be "0"

Bit 6~0 **D\_N[6:0]**: RF channel integer number code

 $D_N[6:0]$ =floor( $f_{RF} \times ODDIV/f_{XTAL}$ )

For example, XO=16MHz and RF band=433.92MHz which are initial setup:

 $\rightarrow$  (433.92MHz×2)/16MHz=54.24

 $\rightarrow D_N=54$ 

- $\rightarrow$  Dec2Hex(54)=36
- $\rightarrow$  Dec2Bin(54)=011\_0110

### SX2: Fractional-N Synthesizer Control Register 2

Bit	7	6	5	4	3	2	1	0			
Name	D_K[7:0]										
R/W		R/W									
Reset	0	0	0	0	1	0	1	0			

Bit 7~0 **D\_K[7:0]**: RF channel fractional number code lowest byte

### • SX3: Fractional-N Synthesizer Control Register 3

Bit	7	6	5	4	3	2	1	0		
Name	D_K[15:8]									
R/W	R/W									
Reset	1	1	0	1	0	1	1	1		

Bit 7~0 **D\_K[15:8]**: RF channel fractional number code medium byte

### • SX4: Fractional-N Synthesizer Control Register 4

Bit	7	6	5	4	3	2	1	0	
Name	—	—	—	—	D_K[19:16]				
R/W	—	—	—	—	R/W				
Reset	0	0	0	0	0	0	1	1	

Bit 7~4 Reserved, must be "0000"

Bit 3~0 **D\_K[19:16]**: RF channel fractional number code highest byte

 $D_K[19:0] = floor \{(f_{RF} \times ODDIV/f_{XTAL}-D_N[6:0]) \times 2^{20}\}$ 

For example, XO=16MHz and RF band=433.92MHz which are initial setup:

 $\rightarrow$  (433.92MHz×2)/16MHz=54.24

 $\rightarrow$  D\_K=0.24×220=251658

 $\rightarrow$  Dec2Hex(251658)=3D70A

 $\rightarrow$  Dec2Bin(251658)=0011\_1101+0111\_0000\_1010



#### • STA1: Status Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	CD_FLAG	_	OMST[2:0]		
R/W	—	—	—	R	—	R		
Reset	0	0	0	0	0	0	0	0

Bit 7~5 Reserved, must be "000"

Bit 4 **CD\_FLAG**: Carrier detection flag (read only)

This flag will be set high by hardware when carrier detection is okey after pulling DEMOD\_EN high. Here DEMOD\_EN high level is an internal signal which is generated by the internal state machine when in the Direct mode (DIR\_EN=1) or after the RX strobe command is received when in the Burst mode (DIR\_EN=0). The flag will be automatically cleared when RX\_EN rising edge occurs. Here RX\_EN rising edge is generated after setting RTX\_SEL=0 and RTX\_EN=1 when in the Direct mode or by the internal state machine after the RX strobe command is received when in the Burst mode.

Bit 3 Reserved, must be "0"

Bit 2~0 **OMST[2:0]**: Operation mode state indication (read only)

- 000: Deep Sleep mode
- 001: Idle mode
- 010: Light Sleep mode
- 011: Standby mode
- 100: TX mode
- 101: RX mode
- 110: VCO calibration mode
- 111: Undefined

### RSSI2: RSSI Control Register 2

Bit	7	6	5	4	3	2	1	0	
Name	—	—	—	—	RSSI_CTHD[3:0]				
R/W	—	—	—	—	R/W				
Reset	0	0	0	0	1	0	1	0	

Bit 7~4 Reserved, must be "0000"

Bit 3~0 **RSSI\_CTHD[3:0]**: RSSI threshold for carrier detection (RSSI\_CTHD[3:0]×2+1)+74=RSSI threshold for carrier detection

### RSSI3: RSSI Control Register 3

Bit	7	6	5	4	3	2	1	0			
Name	RSSI_NEGDB[7:0]										
R/W		R									
Reset	0	0	0	0	0	0	0	0			

Bit 7~0 **RSSI\_NEGDB[7:0]**: RSSI value (unit: -dB) It is a real time measurement value.



### RSSI4: RSSI Control Register 4

Bit	7	6	5	4	3	2	1	0		
Name		RSSI_SYNC_OK[7:0]								
R/W				F	र					
Reset	0	0 0 0 0 0 0 0 0								

Bit 7~0 RSSI\_SYNC\_OK[7:0]: RSSI snapshot when SYNCWORD is detected correct

### ATR1: Auto TX/RX Control Register 1

Bit	7	6	5	4	3	2	1	0			
Name	ATRCLK	_DIV[1:0]	ATRCLKS	ATRTU	ATRCTM	ATR	ATRM[1:0] ATR_EN				
R/W	R/	W	R/W	R/W	R/W	R/	R/W         R/W           0         0				
Reset	1	1	0	0	1	0	0	0			
Bit 7~6	00: 1/1 01: 1/4 10: 1/8	I, ATRCLK 4, ATRCLK 3, ATRCLK		ck frequenc	ey division :	selection					
Bit 5	0: From	ATRCLKS: ATRCLK clock source selection 0: From the internal LIRC clock 1: From the exteral ROSCi clock input on the GIOn pin									
Bit 4	0: 250 1: 1ms This bit i	<ul> <li>ATRTU: Auto TRX unit time selection</li> <li>0: 250μs</li> <li>1: 1ms, used to support low data rate applications</li> <li>This bit is used to select the unit time for the ATR RX active period (ATRRXAP[10:0]), ATR RX extended period (ATRRXEP[15:0]) and ARK RX active period (ARKRXAP[7:0]).</li> </ul>									
Bit 3	0: Sing 1: Con	gle mode, r itinuous mo	RX timer m estart ATRC ode, start AT R_EN=0 or	T timer wh RCT timer	en every A upon receiv	ving Idle co	ommand; st	op ATRC1			
Bit 2~1	00: AT 01: AT	timer when ATR_EN=0 or ATRCTM=0 and exit the ATR active period. <b>ATRM[1:0]</b> : Auto TRX mode selection 00: ATR WOT mode 01: ATR WOR mode 10/11: ATR WTM mode									
Bit 0	0: Disa 1: Ena Note tha	ble at the ATR	X enable functions a node to Idle		ed by opera	ation state	transition	from Deep			

### ATR2: Auto TX/RX Control Register 2

Bit	7	6	5	4	3	2	1	0		
Name		ATRCYC[7:0]								
R/W				R/	W					
Reset	1	1 1 1 1 1 1 1 1								

Bit 7~0 ATRCYC[7:0]: ATRCT timer expire value low byte



### ATR3: Auto TX/RX Control Register 3

Bit	7	6	5	4	3	2	1	0		
Name		ATRCYC[15:8]								
R/W				R/	W					
Reset	0	0 0 0 0 1 1 1 1								

Bit 7~0 ATRCYC[15:8]: ATRCT timer expire value high byte ATRCYCM=0 – BC66F36x2 compatible mode (default): Wake-up period=ATRCLK period×ATRCYC[15:0]+LIRCCLK period, ATRCYC[15:0]≠0. Default wake-up period is 2 seconds. ATRCYCM=1 – BC66F36x3 compatible mode:

AT KUYUM-1 – BC00F 50X5 compatible mode:

Wake-up period=ATRCLK period×(ATRCYC[15:0]+1), ATRCYC[15:0]≠0. Default wake-up period is 2 seconds.

### ATR4: Auto TX/RX Control Register 4

Bit	7	6	5	4	3	2	1	0	
Name		ATRRXAP[7:0]							
R/W				R/	W				
Reset	0	0 0 1 0 0 1 1 1							

Bit 7~0 ATRRXAP[7:0]: ATR RX active period low byte

ATR RX active period high byte ATRRXAP[10:8] is located in the ATR11 register. Active period=unit time×(ATRRXAP[10:0]+1); the unit time can be 250 $\mu$ s or 1ms which is determined by the ATRTU bit. The default ATR RX active period is 10ms with a default time unit of 250 $\mu$ s.

### ATR5: Auto TX/RX Control Register 5

Bit	7	6	5	4	3	2	1	0		
Name		ATRRXEP[7:0]								
R/W				R/	W					
Reset	1	1 0 0 0 1 1 1 1								

Bit 7~0 ATRRXEP[7:0]: ATR RX extend period low byte

### ATR6: Auto TX/RX Control Register 6

Bit	7	6	5	4	3	2	1	0		
Name		ATRRXEP[15:8]								
R/W				R/	W					
Reset	0	0 0 0 0 0 0 0 1								

Bit 7~0 ATRRXEP[15:8]: ATR RX extended period high byte

Extended period=unit time×(ATRRXEP[15:0]+1); the unit time can be 250 $\mu$ s or 1ms which is determined by the ATRTU bit. The default ATR RX extended period is 100ms with a default time unit of 250 $\mu$ s.



### ATR7: Auto TX/RX Control Register 7

Bit	7	6	5	4	3	2	1	0
Name		ARKN	M[3:0]		—	ATR_WDLY[1:0]		ARK_EN
R/W		R/W				R/	W	R/W
Reset	0	1	1	1	0	0	1	0

# Bit 7~4 ARKNM[3:0]: ARK repeat cycle number

Maximum repeat cycle number=ARKNM[3:0]+1

Bit 3 Reserved, must be "0"

ATR_WDLY[1:0]: Auto wake-up delay time
00: 244µs
01: 488µs
10: 732µs
11: 976µs
ARK_EN: Auto-Resend/ACK enable

0: Disable

1: Enable

### • ATR8: Auto TX/RX Control Register 8

Bit	7	6	5	4	3	2	1	0		
Name		ARKRXAP[7:0]								
R/W				R/	W					
Reset	0	0 0 1 0 0 1 1 1								

Bit 7~0

ARKRXAP[7:0]: ARK RX active period

Active period=unit time×(ARKRXAP[7:0]+1); the unit time can be  $250\mu s$  or 1ms which is determined by the ATRTU bit. The default ARK RX active period is 10ms with a default time unit of  $250\mu s$ .

### • ATR9: Auto TX/RX Control Register 9

Bit	7	6	5	4	3	2	1	0		
Name		ATRCT[7:0]								
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								

Bit 7~0 **ATRCT[7:0]**: ATR cycle timer low byte

### • ATR10: Auto TX/RX Control Register 10

Bit	7	6	5	4	3	2	1	0	
Name				ATRC	T[15:8]				
R/W				R/	W				
Reset	0	0 0 0 0 0 0 0 0							

Bit 7~0

### ATRCT[15:8]: ATR cycle timer high byte

Reading ATRCT[15:0] will get the current counting value. Due to the limitation of SPI 8-bit data length, reading the ATR9 register will take a snapshot of the whole 16-bit data into the read register buffer. Users should read ATR9 and ATR10 continuousely (non-interrupted) to get correct data.

Writing to ATRCT[15:0] will update the counting value. Write to ATR9 first and then write to ATR10 to trigger the ATRCT write function. This timer update mechanism is used to align the time slot for the master and slave in a two-way RF system.



### ATR11: Auto TX/RX Control Register 11

Bit	7	6	5	4	3	2	1	0
Name	ATRCYCM	—	—	—	—	AT	RRXAP[10	:8]
R/W	R/W	—	—	—	_		R/W	
Reset	0	0	0	0	0	0	0	0

Bit 7 ATRCYCM: ATR cycle calculation mode 0: BC66F36x2 compatible mode 1: BC66F36x3 compatible mode

- Refer to the ATR2 and ATR3 registers for more cycle calculation details.
- Bit 6~3 Reserved, must be "0000"
- Bit 2~0 ATRRXAP[10:8]: ATR RX active period high byte

ATR RX active period low byte ATRRXAP[7:0] is located in the ATR4 register.

Active period=unit time×(ATRRXAP[10:0]+1); the unit time can be 250 $\mu$ s or 1ms which is determined by the ATRTU bit. The default ATR RX active period is 10ms with a default time unit of 250 $\mu$ s.

#### • PKT10: Packet Control Register 10

Bit	7	6	5	4	3	2	1	0	
Name	_	WHTFMT[1]	CRCBYTEO	CRCBITO	CRCINV	SYNCLENLB	PMLPLEN	PMLP_EN	
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	1	0	0	
Bit 7		Reserved, mu	st be "0"						
Bit 6		WHTFMT[1	]: Whitening	format sele	ction bit 1				
		WHTFMT[1:	0]=						
			36xx, G(X)=X		$X^{4}+1$				
			$(X) = X^7 + X^4 + 1$						
			CITT, $G(X)=X$ M, $G(X)=X^{9+}$						
		The WHTFM	, ( )		PKT2 regi	ister.			
Bit 5		CRCBYTEC	: CRC byte o	rder	0				
		0: CRC high byte first							
		1: CRC low byte first							
Bit 4		CRCBITO: CRC bit order							
		0: CRC high bit first 1: CRC low bit first							
Dia				<b>c</b>					
Bit 3		CRCINV: CI 0: Non-inve		e function c	ontrol				
		1: Inverse	ise .						
Bit 2		SYNCLENL	B: TX/RX mo	ode SYNCV	WORD len	igth setting lov	vest bit		
						0 0		LEN[1:0] is	
		Final SYNCWORD length=({SYNCLEN[1:0], SYNCLENLB)+1; SYNCLEN[1:0] is located in the PKT2 register.							
Bit 1		PMLPLEN: Preamble pattern length selection (when PMLP_EN=1)							
		0: 1 byte – PMLPAT[7:0]							
		1: 2 bytes – PMLPAT[15:0], low byte first							
Bit 0		PMLP_EN: Preamble pattern selection							
		0: Preamble pattern is derived from "SYNCWORD MSB+1/0 toggle" Ex: SYNCWORD MSB=0, preamble=01010101(b)							
			CWORD MS CWORD MS						
			pattern is der						
			•		L	-			



### • PKT11: Packet Control Register 11

Bit	7	6	5	4	3	2	1	0
Name		PMLPAT[7:0]						
R/W		R/W						
Reset	0	1	0	1	0	1	0	1

Bit 7~0 **PMLPAT[7:0]**: Preamble pattern low byte

#### • PKT12: Packet Control Register 12

Bit	7	6	5	4	3	2	1	0
Name		PMLPAT[15:8]						
R/W		R/W						
Reset	0	1	0	1	0	1	0	1

Bit 7~0 **PMLPAT**[15:8]: Preamble pattern high byte

### • PKT13: Packet Control Register 13

Bit	7	6	5	4	3	2	1	0
Name		CRCSD[7:0]						
R/W		R/W						
Reset	1	1	1	1	1	1	1	1

Bit 7~0 **CRCSD**[7:0]: CRC seed low byte

#### • PKT14: Packet Control Register 14

Bit	7	6	5	4	3	2	1	0
Name		CRCSD[15:8]						
R/W		R/W						
Reset	1	1	1	1	1	1	1	1

Bit 7~0 **CRCSD**[15:8]: CRC seed high byte

### • PKT15: Packet Control Register 15

Bit	7	6	5	5 4 3 2		1	0	
Name	WHTS	SD[8:7]		OOKDT	_TS[3:0]	OOKDT_POR	OOKDT_EN	
R/W	R/	W	R/W				R/W	R/W
Reset	0	0	0	1	0	1	0	1

Bit 7~6 WHTSD[8:7]: Data whitening seed bit 8~7

WHTSD[6:0] is located in the PKT4 register. Note that only PN9-CCIT and PN9-IBM data whitening polynomials use the entire WHTSD[8:0] 9 bits.

Bit 5~2 **OOKDT\_TS[3:0**]: OOK duty cycle tuning time selection

0000: 2µs
0001: 4µs
0010: 6µs
0011: 8µs
(step: 2µs)
1100: 26µs
1101: 28µs
1110: 30µs
1111: 32µs



### Bit 1 OOKDT\_POR: OOK duty cycle tuning polarity 0: Extend 0 duty cycle

- 1: Extend 1 duty cycle
- Bit 0 **OOKDT\_EN:** OOK duty cycle tuning enable 0: Disable
  - 1: Enable

### • XO1: XO Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	XSHIF	T[1:0]	—		Х	O_TRIM[4:	0]	
R/W	R/W		—	R/W				
Reset	0	0	0	1	0	0	0	0

Bit 7~6 XSHIFT[1:0]: Coarse tune of XO load capacitor for different crystal CLOAD

Bit 5 Reserved, must be set to "1"

Bit 4~0 XO\_TRIM[4:0]: Fine tune of XO load capacitor

### • XO2: XO Control Register 2

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	XO_SW		_	_	—
R/W	—	—	—	R/W		—	—	—
Reset	0	0	0	0	0	0	1	1

Bit 7~5 Reserved, must be "000"

Bit 4 XO\_SW: Crystal oscillator load capacitance switch

- 0: About 12~16pF
- 1: About 8~12pF

Bit 3~0 Reserved, must be "0011"

### • XO3: XO Control Register 3

Bit	7	6	5	4	3	2	1	0
Name	LIRCCAL_EN	LIRC_OW		LI	RC_OP[4:	0]		LIRC_EN
R/W	R/W	R/W			R/W			R/W
POR	_	0	_		_	_		0
Reset	0	_	0	1	1	0	1	—

#### Bit 7 LIRCCAL\_EN: LIRC calibration enable

	_
0:	Disable

Bit 6 LIRC\_OW: LIRC overwrite control (only reset by POR) 0: LIRC\_OP[4:0] from calibration engine 1: LIRC\_OP[4:0] from control register

# Bit 5~1 LIRC\_OP[4:0]: LIRC trim

After writing data to LIRC\_OP[4:0], this trim will become active when the LIRC\_OW bit is set high. When reading data from LIRC\_OP[4:0], the actual data source is determined by the LIRC\_OW bit setting.

### Bit 0 LIRC\_EN: LIRC enable (only reset by POR)

0: Disable

1: Enable



### • TX2: TX Control Register 2

Bit	7	6	5	4	3	2	1	0			
Name	_	_	CT_PAD[5:0]								
R/W	—	—	R/W								
Reset	0	0	1	1	0	0	0	0			

Bit 7~6 Reserved, must be "00"

Bit 5~0 CT\_PAD[5:0]: TX PAD linear power control

### Bank 1 Control Registers

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value.

Addr.	Name	Bit								
		7	6	5	4	3	2	1	0	
20h	AGC1	MPT_0DB_EN		OFFS	ET_HBSE	L[2:0]	OFFSET_LBSEL[2:0]			
21h	AGC2	— DBFS_OFFSET[2:0]					AGC_CMP_THD[1:0]			
22h	AGC3	— IF_						_DETOK_THD[2:0]		
23h	AGC4	GAIN_SEL[3:0] —				—	AGC_ST[2:0]			
26h	AGC7	GAIN_STB[7:0]								
2Ch	FCF1	—	—	SFRAT	IO[1:0]		GFD_COMP[3:0]			
2Dh	FCF2				FSCALE	[7:0]				
2Eh	FCF3		— FSCALE[11:8]							
2Fh	FCF4	CF_B12[7:0]								
30h	FCF5	— CF_B12[9							12[9:8]	
31h	FCF6	CF_B13[7:0]								
32h	FCF7	_						CF_B	13[9:8]	
33h	FCF8	CF_A12[7:0]								
34h	FCF9	_					CF_A	12[9:8]		
35h	FCF10	CF_A13[7:0]								
36h	FCF11	— CF_A13[9:8]						13[9:8]		
37h	FCF12	CF_B22[7:0]								
38h	FCF13	— CF_B22[9:8]						22[9:8]		
39h	FCF14	CF_B23[7:0]								
3Ah	FCF15	— CF_B23[9:8]						23[9:8]		
3Bh	FCF16	CF_A22[7:0]								
3Ch	FCF17	— CF_A22[9:8]					22[9:8]			
3Dh	FCF18	CF_A23[7:0]								
3Eh	FCF19			_				CF_A	23[9:8]	

Note: The addresses which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

The reset value shown in the following register description tables means the software reset results of strobe command.



# AGC1: AGC Control Register 1

Bit	7	6	5 4 3		2	1	0	
Name	MPT_0DB_EN	—	OFFS	ET_HBSE	L[2:0]	OFFS	SET_LBSE	L[2:0]
R/W	R/W	—	R/W				R/W	
Reset	0	0	0 1 1			0	0	0

Bit 7	<b>MPT_0DB_EN</b> : Force Curve1 max point=0dB
	0: Disable

1: Enable

- Bit 6 Reserved, must be "0"
- Bit 5~3 OFFSET\_HBSEL[2:0]: AGC max point selection

max point=-6+2×offset\_HB

# Bit 2~0 **OFFSET\_LBSEL[2:0]**: AGC min point select

min point=max point - 22+2×offset\_LB

OFFSET_HBSEL[2:0]	offset_HB	OFFSET_LBSEL[2:0]	offset_LB
000	0	000	0
001	1	001	1
010	2	010	2
011	3	011	3
100	-4	100	-4
101	-3	101	-3
110	-2	110	-2
111	-1	111	-1

Ex: OFFSET\_HBSEL[2:0]=011, offset\_HB=+3; OFFSET\_LBSEL[2:0]=000, offset LB=+0;

AGC max point=-6+2×3=0dBFs; AGC min point=0 - 22+2×0=-22dBFs.

# AGC2: AGC Control Register 2

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	DBF	S_OFFSET	AGC_CMF	_THD[1:0]	
R/W	—	—	—		R/W			W
Reset	0	0	0	1	0	1	0	0

Bit 7~5 Reserved, must be "000"

Bit 4~2 **DBFS\_OFFSET[2:0]**: Log offset for GFSK

Bit 1~0 AGC\_CMP\_THD[1:0]: AGC comparison number threshold 00: Continuous AGC comparison until SYNCWORD is detected 01~11: Comparison number threshold

#### AGC3: AGC Control Register 3

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	IF_DETOK_THD[2:0]		
R/W	—	—	—	—	—	R/W		
Reset	0	0	0	0	0	1	0	0

Bit 7~3 Reserved, must be "00000"

Bit 2~0 IF\_DETOK\_THD[2:0]: IF detection OK threshold

After the gain stable time which determined by the AGC7 register, the AGC circuit will wait for (IF\_DETOK\_THD[2:0]×8) ADCLK cycles before starting to detect the IF signal strength.



#### AGC4: AGC Control Register 4

Bit	7	6	5	4	3	2	1	0
Name		GAIN_S	SEL[3:0]		_	AGC_ST[2:0]		
R/W		F	२		—		R	
Reset	0	0	0	1	0	0	0	1

Bit 7~4 GAIN\_SEL[3:0]: Gain curve selection

Bit 3 Reserved, must be "0"

Bit 2~0 AGC\_ST[2:0]: AGC state machine state 100: AGC is completed

#### AGC7: AGC Control Register 7

Bit	7	6	5	4	3	2	1	0		
Name		GAIN_STB[7:0]								
R/W				R/	W					
Reset	0	0 0 1 1 0 0 0 0								

Bit 7~0 GAIN\_STB[7:0]: Gain stable count

Gain stable count delay in ADCLK period=GAIN\_STB[7:0]×2

# • FCF1: Filter Coefficient Control Register 1

Bit	7	6	5	4	3	2	1	0		
Name	—	—	SFRAT	IO[1:0]	GFD_COMP[3:0]					
R/W	—	—	R/	R/W		R/	W			
Reset	0	0	0 0		0	1	1	0		

Bit 7~6 Reserved, must be "00"

Bit 5~4 SFRATIO[1:0]: Smooth filter ratio selection

- 00: 1/1 01: 1/16
- 10: 1/64 11: 1/128

. . . .

### Bit 3~0 GFD\_COMP[3:0]: Compensate gaussian filter for 101/010 pattern

[3]: 1/8; [2]: 1/16; [1]: 1/32; [0]: 1/64

For example:

0000: no eompensation

1111: value after compensation=(1+0.234375)x=[1+(1/8+1/16+1/32+1/64)]x

#### • FCF2: Filter Coefficient Control Register 2

Bit	7	6	5	4	3	2	1	0		
Name		FSCALE[7:0]								
R/W		R/W								
Reset	0	0 1 0 0 0 1 0 0								

Bit 7~0 **FSCALE**[7:0]: Frequency deviation scale parameter low byte



# • FCF3: Filter Coefficient Control Register 3

Bit	7	6	5	4	3	2	1	0	
Name	—	—	—	—	FSCALE[11:8]				
R/W	—	—	—	—	R/W				
Reset	0	0	0	0	0	1	0	0	

Bit 7~4 Reserved, must be "0000"

Bit 3~0 FSCALE[11:8]: Frequency deviation scale parameter high byte

If the data rate is in the range of 250kbps~100kbps, the pre-filter is required.

 $FSCALE[11:0]{=}round\{(h \times f_S/f_{XTAL}) \times 2^{15}\}$ 

where  $h=(2\times frequency deviation)/(data rate)$ .

Here "h" is the modulation index calculated from frequency deviation and data rate.

# FCF4: Filter Coefficient Control Register 4

Bit	7	6	5	4	3	2	1	0		
Name		CF_B12[7:0]								
R/W		R/W								
Reset	1	0	0	0	0	1	0	1		

# • FCF5: Filter Coefficient Control Register 5

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_B12[9:8]	
R/W	—	—	—	—	—	—	R/W	
Reset	0	0	0	0	0	0	1	0

# • FCF6: Filter Coefficient Control Register 6

Bit	7	6	5	4	3	2	1	0		
Name		CF_B13[7:0]								
R/W				R/	W					
Reset	1 0 0 0 1 0 1 0									

# • FCF7: Filter Coefficient Control Register 7

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	—	CF_B13[9:8]	
R/W	—	_	—	—	—	—	R/W	
Reset	0	0	0	0	0	0	0	0

# • FCF8: Filter Coefficient Control Register 8

Bit	7	6	5	4	3	2	1	0		
Name		CF_A12[7:0]								
R/W				R/	W					
Reset	0	0 0 0 1 0 0 1 0								



# • FCF9: Filter Coefficient Control Register 9

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	—	CF_A12[9:8]	
R/W	—	—	—	—	—	—	R/	W
Reset	0	0	0	0	0	0	0	0

When the data rate is in the range of 49kbps~2kbps, the following smooth filter is needed.

 $CF_A12[9:0] = mod(2^{10}+[(SFRATIO[1:0] - 1) \times 2^8], 2^{10})$ 

## • FCF10: Filter Coefficient Control Register 10

Bit	7	6	5	4	3	2	1	0	
Name		CF_A13[7:0]							
R/W				R/	W				
Reset	0	0 0 1 0 1 0 1 1							

#### • FCF11: Filter Coefficient Control Register 11

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_A13[9:8]	
R/W	—	—	—	—	—	—	R/W	
Reset	0	0	0	0	0	0	1	1

## • FCF12: Filter Coefficient Control Register 12

Bit	7	6	5	4	3	2	1	0		
Name		CF_B22[7:0]								
R/W				R/	W					
Reset	0	0 0 0 1 0 1 0 0								

# • FCF13: Filter Coefficient Control Register 13

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_B22[9:8]	
R/W	_	—	—	—	—	—	R/W	
Reset	0	0	0	0	0	0	0	1

### • FCF14: Filter Coefficient Control Register 14

Bit	7	6	5	4	3	2	1	0		
Name		CF_B23[7:0]								
R/W				R/	W					
Reset	0	0 0 1 0 0 0 1								

### • FCF15: Filter Coefficient Control Register 15

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_B23[9:8]	
R/W	—	—	—	—	—	—	R/W	
Reset	0	0	0	0	0	0	0	0



# • FCF16: Filter Coefficient Control Register 16

Bit	7	6	5	4	3	2	1	0		
Name		CF_A22[7:0]								
R/W				R/	W					
Reset	0	0 1 1 1 1 0 0 0								

## • FCF17: Filter Coefficient Control Register 17

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	CF_A22[9:8]	
R/W	—	—	—	—	—	_	R/W	
Reset	0	0	0	0	0	0	0	0

# • FCF18: Filter Coefficient Control Register 18

Bit	7	6	5	4	3	2	1	0	
Name				CF_A2	23[7:0]				
R/W		R/W							
Reset	0	0	1	0	1	0	0	0	

# • FCF19: Filter Coefficient Control Register 19

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_A2	23[9:8]
R/W	—	—	—	—	—	—	R/	W
Reset	0	0	0	0	0	0	0	0

The FCF4~FCF19 regsiters define eight groups of IIR coefficients, their recommended settings for different XTAL clock conditions are listed below.

f <sub>XTAL</sub>	16MHz	16MHz	16MHz	16MHz	16MHz
fs	250kbps	125kbps	50kbps	10kbps	2kbps
f <sub>D</sub>	93.75kHz	46.875kHz	18.75kHz	40kHz	8kHz
D_K[19:0] (H)		f <sub>RF</sub> ×ODDIV	/f <sub>xtaL</sub> , take decin	nal number	
D_N[6:0] (H)		f <sub>RF</sub> ×ODDI∖	//f <sub>xtaL</sub> , take integ	er number	
SFRATIO[1:0] (D)	0	0	0	1	3
FSCALE[11:0] (H)	294	119	4C	A4	20
CF_B12[9:0] (H)	2CA	01D	0	0	0
CF_B13[9:0] (H)	62	346	0	0	0
CF_A12[9:0] (H)	358	22	0	310	302
CF_A13[9:0] (H)	3E9	331	0	0	0
CF_B22[9:0] (H)	3B3	386	0	0	0
CF_B23[9:0] (H)	3E	12	0	0	0
CF_A22[9:0] (H)	3E9	8	0	0	0
CF_A23[9:0] (H)	39	8	0	0	0



#### Bank 2 Control Registers

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value.

Addr.	Name				В					
Addr.	Name	7	6	5	4	3	2	1	0	
21h	CFG0				Rese	erved				
2Eh	CFG1		Reserved							
2Fh	CFG2				Rese	erved				
33h	CFG3				Rese	erved				
34h	CFG4		Reserved							
39h	CFG5		Reserved							

Note: The addresses which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

Addr.	Name	Frequen	cy Band		
Addi.	Name	433MHz	868MHz		
21h	CFG0	97	'n		
2Eh	CFG1	68h			
2Fh	CFG2	16h (≤50kbps: 06h)	96h (≤50kbps: 86h)		
33h	CFG3	01h(OOK mode)/4	41h(GFSK mode)		
34h	CFG4	90h			
39h	CFG5	9Ch			

The recommended values for the Bank 2 registers are listed below:

#### **Functional Description**

#### Sub-1GHz RF Transceiver

The RF transceiver adopts a fully-integrated, low-IF receiver architecture. The received RF signal is first amplified by a low noise amplifier (LNA), after which the frequency is down-converted to an intermediate frequency (IF) by a quadrature mixer. The mixer output is filtered by a channel-selected filter which rejects the unwanted out-of-band (OOB) interference and image signals. After filtering, the IF signal is amplified by a analog programmable gain amplifier (PGA). Then the IF signal is digitized by a 10-bit  $\Sigma\Delta$  ADC.

The RF transceiver features an Automatic Gain Control (AGC) unit to adjust the receiver gain according to the RSSI, generated at the digital modem. The AGC enables the RF transceiver to operate from sensitivity level to +10dBm input power.

The RF transceiver adopts a fully integrated fractional-N synthesizer which includes RF VCO, loop filter, digital controlled XO (DCXO) and integrated load capacitors for XO. Placing VCO load inductor on the PCB is to lower VCO resonant frequency to achieve an RX mode current consumption low to 5.8mA. The fractional-N synthesizer architecture allows the users to extend their potential usage to a wider frequency range.

The transmit session is a VCO direct modulation architecture. Different from the conventional direct up-conversion transmitters, the GFSK modulation signal is fed into the VCO directly to take advantange of fractional-N synthesizer. As a result, both layout area and current consumption are much smaller compared with direct up-conversion transmitters. The fine resolution can generate a low FSK error GFSK signal. The modulated signal is fed into a Class-E Power Amplifier (PA) and the maximum output power can be up to +20dBm.



#### **Serial Interface**

The RF transceiver communicates with a host MCU via a 3-wire SPI interface (CSN, SCK, SDIO) or a 4-wire SPI interface (SDO from GIOn) with a data rate up to 4Mbps. An SPI transmission is an  $(8+8\times n)$  bits sequence which consists of an 8-bit command and  $n\times 8$  bits of data, where n can be 0 or any natural number. If the number n is greater than the address boundary, the address will return to zero. The host MCU should pull the CSN (SPI select) pin low in order to access the RF transceiver. Using the SPI interface, user can access the control registers and issue Strobe commands. When writing data to the RF transceiver, the SPI data will be latched into the registers at the rising edge of the SCK signal. When reading data from the RF transceiver registers, the bit data will be transferred at the falling edge of the SCK signal after the target register address has been input.

Command (8 bits)								Data (	8 bits)							
	C7	C6	C5	C4	C3	C2	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0

#### **SPI Command Format**

Two kinds of command are defined. One is 1-byte command only, named CmdO, and the other is 1-byte command followed by n-byte data, named CmdD.

C7	C6	C5	C4	C3	C2	C1	C0	Description	CmdO	CmdD
0	1	A5	A4	A3	A2	A1	A0	Write to control registers		$\checkmark$
1	1	A5	A4	A3	A2	A1	A0	Read from control registers		$\checkmark$
0	0	1	х	х	х	B1	B0	Set register bank	$\checkmark$	
0	0	0	1	х	х	х	0	Write SYNCWORD command		$\checkmark$
1	0	0	1	х	х	х	0	Read SYNCWORD command		$\checkmark$
0	0	0	1	х	х	х	1	TX FIFO write command		$\checkmark$
1	0	0	1	х	х	х	1	RX FIFO read command		$\checkmark$
1	0	0	1	1	1	1	1	Read RF transceiver ID command		$\checkmark$
0	0	0	0	1	0	0	0	Software reset command	$\checkmark$	
0	0	0	0	1	0	0	1	TX FIFO address pointer reset command	$\checkmark$	
1	0	0	0	1	0	0	1	RX FIFO address pointer reset command	$\checkmark$	
0	0	0	0	1	0	1	0	Deep Sleep mode	$\checkmark$	
0	0	0	0	1	0	1	1	Idle mode	$\checkmark$	
0	0	0	0	1	1	0	0	Light Sleep mode	$\checkmark$	
0	0	0	0	1	1	0	1	Standby mode	$\checkmark$	
0	0	0	0	1	1	1	0	TX mode	$\checkmark$	
1	0	0	0	1	1	1	0	RX mode	$\checkmark$	


A5~A0: The address of control registers;

x: Hardware doesn't care but it is recommended to set to 0 by software;

**B1~B0**: Bank number.


- Note: 1. The RF transceiver supports multi-byte read/write operations and the address is increased automatically after each read or write operation.
  - 2. Using software to read/write multiple bytes is allowed after one read/write command in a single CSN enabled cycle.
  - 3. In the sleep mode, GIOs will keep the same level of the last operation mode.






#### System Clock

The main system clock of the RF transceiver comes from the X'tal oscillator. All internal operation clocks of various functional blocks are derived from the X'tal oscillator.





### Frequency Synthesizer



The RF transceiver frequency is generated by a high resolution fractional-N Delta Sigma frequency synthesizer. By appropriate setting on the configuration parameters  $D_N[6:0]$  and  $D_K[19:0]$ , a low-noise LO frequency can be generated to comply with various radio regulatory standards including ETSI EN, FCC, etc.

$$\begin{split} & D_N[6:0] = Floor(\underbrace{\frac{f_{RF} \times ODDIV}{f_{XTAL}}}) \\ & D_K[19:0] = Floor((\underbrace{\frac{f_{RF} \times ODDIV}{f_{XTAL}}} - D_N[6:0]) \times 2^{20}) \\ & RXFDOS[11:0] = Floor((\underbrace{\frac{f_{IF}}{f_{XTAL}}}) \times 2^{17}) \end{split}$$

#### State Machine

There are seven operating modes in the RF transceiver. The operation modes and key funcitons on/ off state in the corresponding mode are listed below.


- 1. Power Down mode
- 2. Deep Sleep mode
- 3. Light Sleep mode
- 4. Standby mode
- 5. Idle mode
- 6. TX mode
- 7. RX mode

Mode	<b>Register Retention</b>	3.3V	LIRC	Regulator	хо	Standby+VCO	ΤХ	RX	Strobe Command
Power Down	No	OFF	OFF	OFF	OFF	OFF	OFF	OFF	—
Deep Sleep	Yes	ON	OFF	OFF	OFF	OFF	OFF	OFF	0000_1010
Light Sleep	Yes	ON	OFF	ON	ON	OFF	OFF	OFF	0000_1100
Idle	Yes	ON	ON	OFF	OFF	OFF	OFF	OFF	0000_1011
Standby	Yes	ON	OFF	ON	ON	ON	OFF	OFF	0000_1101
ТХ	Yes	ON	OFF	ON	ON	ON	ON	OFF	0000_1110
RX	Yes	ON	OFF	ON	ON	ON	OFF	ON	1000_1110



### TX/RX FIFO Mode (DIR\_EN=0) State Machine


If the DIR\_EN bit is cleared to 0, the RF transceiver mode transactions are implemented by strobe command from the host MCU and the TX/RX data are derived from the packet handling hardware.



FIFO Mode State Diagram

Initially, the RF transceiver is in the Power Down mode. After the RF transceiver completes the internal power on reset, it will enter the Deep Sleep mode and wait for further strobe commands from the host MCU. If the Light Sleep command is received, the RF transceiver will enable the internal LDO, oscillate the XO and enter the Light Sleep mode. In this state, the host MCU can have the RF transceiver execute calibration process if necessary. For normal TRX operations, the host MCU can issue an RX or TX command to the RF transceiver. After receiving the TX or RX command, the RF transceiver will first enter the Standby mode which lasts a certain period known as TX/RX settling time. After the settling time has escaped, the RF transceiver will finally enter the RX or TX mode. The RF transceiver will stay in the TX/RX sate until the TX/RX event is completed, after which the RF transceiver will return to the Light Sleep mode automatically.

For low power periodical wireless transmission, the RF transceiver supports low power Idle mode where the LIRC and wake-up timer are turned on. By appropriate timer setting and issuing the Idle mode command, the RF transceiver will turn off the LDO and XO and enter the Idle mode. The wake-up timer starts to count after ATR\_EN is set to "1". The RF transceiver stays in the Idle mode until the timer expires and then an IRQ will be asserted on the GIO to wake up the host MCU. Then the host MCU can have the RF transceiver enter the Light Sleep mode and continue to execute normal TX/RX operations. After the TX/RX event is completed, the host MCU can issue the Idle command to have the RF transceiver return to the Idle mode again.



Note: VCO Cal.(VCO Calibration) time: ~152µs@433MHz / ~96µs@868MHz

#### Periodical TX/RX Timing

#### TX/RX Direct Mode (DIR\_EN=1) State Machine


If the DIR\_EN bit is set to 1, TX data is derived directly from the host MCU to RF transceiver and RX data is sent directly from the RF transceiver to the host MCU. In order to simplify the data bit clock synchronization between the RF transceiver and the host MCU, the RF transceiver outputs the TBCLK/RCLK from GIO3 or GIO4 by setting GIO3S[3:0] or GIO4S[3:0]. Both TBCLK and RBCLK are in 50/50 duty cycle. In the transmitting mode, the host MCU outputs bit data at the rising edge of the TBCLK signal and the RF transceiver samples the TX bit data at the falling edge of the TBCLK signal. In the receiving mode, the host MCU receives data at the rising edge of the RBCLK signal and the RF transceiver outputs bit data at the falling edge of the RBCLK signal. The host MCU can select GIO1 or GIO2 for the TX/RX bit data transmission by setting GIO1S[2:0] or GIO2S[2:0].

For TX operations in the direct mode, the host MCU needs to set the OM[1:0] bits, i.e. RTX\_SEL and SX\_EN, to 11b to select the TX mode and have the RF transceiver enter standby mode first, then set the OM[2] bit, RTX\_EN, to 1 to have the RF transceiver start to transmit the TX data. As long as the host MCU sets OM[2:0] to 000b, the RF transceiver will return to the Light Sleep mode.




For RX operations in the direct mode, the host MCU needs to set OM[1:0] to 01b first, then set OM[2] to 1 to have the RF transceiver start to receive data from the air. After the RF transceiver receives the matched SYNCWORD code, it will output the RBCLK clock, receive data bit (payload part) and then transmit to the host MCU.

In direct mode, the transmission data length has no limit.







#### Calibration

The RF transceiver has three calibration functions, VCO, RC and LIRC calibrations, allowing users to auto select proper setting to compensate the PVT (Process-Voltage-Temperature) variation effect. The control bit, ACAL\_EN, is used to enable the VCO and RC calibration functions at the same time and both calibration functions will be automatically implemented after this bit is set high. When the calibrations are completed, the ACAL\_EN bit is cleared to zero by hardware. The host MCU can poll the ACAL\_EN bit status or use the calibration complete interrupt flag CALCMPF to check the calibration status. The RF transceiver also has an independent enable bit, LIRCCAL\_EN, for the LIRC calibration function, allowing to independently implementing the LIRC calibration function.

#### LIRC Calibration

There is an internal low frequency RC oscillator in the RF transceiver providing a clock source for the wake-up timer in the Idle mode. In order to compensate the PVT (Process-Voltage-Temperature) variation error (up to  $\pm 10\%$ ) impact on the accuracy of LIRC, the host MCU can trigger the LIRC calibration to improve the wake-up timer accuracy error to be less than  $\pm 1\%$ .

The host MCU need to configure LIRC\_OW=0 and LIRC\_EN=1 before the LIRC calibration. Then the RF transceiver will do LIRC calibration when LIRCCAL\_EN is set to 1 by the host MCU during the Light Sleep mode. The LIRCCAL\_EN bit is reset to 0 by hardware on the completion of LIRC calibration. The LIRC calibration process would take about 4ms.


#### **Packet Handler**

In the TX mode, the packet handler is used to move the transmitting data out of FIFO and implement channel coding according to the packet format, then sends the packet to the modulator. In the RX mode, the packet handler is used to implement channel decoding with data from the demodulator and store the payload data into FIFO.

The packet handler performs several tasks such as Preamble and SYNCWORD insertion, Forward Error Correction, CRC calculation/checking, whitening/de-whiteing and Manchester encode/decode.



#### Packet Format



- Note: 1. Preamble format will follow SYNCWORD MSB to inverse.
  - If MSB=0, Preamble format = 0101...01
  - If MSB=1, Preamble format = 1010...10
  - 2. Trailer format will follow SYNCWORD LSB to inverse.

If LSB=0, Trailer format = 1010

- If LSB=1, Trailer format = 0101
- 3. The Trailer field contains 4 bits and is an optional field which is enabled by TRAILER\_EN.

# Preamble

The packet starts with a preamble with a length of  $1\sim256$  words set by TXPMLEN[7:0] in the TX mode. The word length is determined by the preamble mode. There are two preamble modes switched by PMLP\_EN.

PMLP\_EN=0 – auto preamble pattern mode (compatible with BC66F36x2)

The first bit of the preamble pattern is equal to the inverted SYNCWORD MSB and then continue with 1/0 toggle. In this mode, word unit=1 byte.

PMLP\_EN=1 - preamble pattern by register mode

The preamble pattern is defined by PMLPAT[15:0] and the length is defined by PMLPLEN.

PMLPLEN=0, preamble pattern=PMLPAT[7:0]; word length=1 byte

PMLPLEN=1, preamble pattern=PMLPAT[15:0]; word length=2 bytes

#### SYNCWORD

The SYNCWORD length, which is set by ({SYNCLEN[1:0], SYNCLENLB}+1), can be 4/6/8 bytes in both TX and RX modes. When the RX side receives a matched SYNCWORD packet, the DATA field will be stored in the FIFO. Syncword Low Byte cannot be 0x55 or 0xAA.

#### Trailer

The trailer field length is fixed at 4 bits which is optional and enabled by the TRAILER\_EN bit.



# • PLH (Payload Header)

The PLH is optional and enabled by PLH\_EN. The payload header length can be 1 or 2 bytes set by PLHLEN. When the PLHLEN bit is 0, only {PID[1:0], PLHA[5:0]} field appears in the packet. PID[1:0] is located in bit[7:6] of the payload header field. When the PLHLEN bit is set to 1, the payload header address is extended to 2 bytes which is formed by PLHA[5:0] and PLHEA[7:0].

PLHA[5:0] and PLHEA[7:0](when PLHLEN=1) have two functions controlled by the PLHAC\_ EN bit. If PLHAC\_EN=0, PLHA[5:0] and PLHEA[7:0] can be used as software flags and the actual function can be defined by users. If PLHAC\_EN=1, the RF transceiver will compare the local {PLHA[5:0], PLHEA[7:0]} field with the received {PLHA[5:0], PLHEA[7:0]} field. If matched, the receiving data will be moved into the RX FIFO, otherwise the following incoming data will be abandoned. PLHA[5:0]=0 and PLHEA[7:0]=0(checked when PLHLEN=1) is a special address that the hardware will not check whether the address is matched or not. It is used to support broadcast function for RF transceivers with same SYNCWORD but different payload header address values.

# PLLEN (Payload Length)

The PLLEN field is optional and its length is fixed at 1 byte once being enabled by PLLEN\_EN. When this bit is set high, the DATA field length is variable and is determined by the PLLEN field. In TX mode, the transmitter sends the TXDLEN defined bytes of data from TX FIFO and the TXDLEN is automatically latched into the PLLEN field. In RX mode, the receiver gets the PLLEN and receives the PLLEN defined bytes data into RX FIFO.

# • DATA

When in the TX mode, the TX data length is determined by the TXDLEN[7:0] field. The maximum length is 255 bytes in the extend FIFO mode. In the special case of infinite FIFO mode, the length can exceed 255 with an infinite length. If PLLEN\_EN=1, the PLLEN field in the TX packet is enabled and the PLLEN content is equal to TXDLEN[7:0]. When in the RX mode, the RX data length is set by RXDLEN[7:0] if PLLEN\_EN=0 and by PLLEN field in the receiving packet if PLLEN\_EN=1.

# • CRC

The CRC field is optional and is enabled by CRC\_EN. It is recommend to always set CRC\_EN to 1 for data correctness checking. There are two CRC formulas selected by setting the CRCFMT bit.

CRCFMT=0: CCITT-16-CRC G(X)=X<sup>16</sup>+X<sup>12</sup>+X<sup>5</sup>+1

CRCFMT=1: IBC-16-CRC  $G(X)=X^{16}+X^{15}+X^{2}+1$ 

# • FEC

The optional data encode/decode function can be enabled by FEC\_EN. Use (7,4) Hamming code to correct 1-bit error and more than 1-bit error detect for each 4-bit data. After FEC, the data length for each data will be  $(4+3)\times 2=14$  bits.

Bit	7	6	5	4	3	2	1
Transmitted Bit	D3	D2	D1	P2	D0	P1	P0
P0	Y	Ν	Y	N	Y	Ν	Y
P1	Y	Y	N	Ν	Y	Y	N
P2	Y	Y	Y	Y	N	Ν	N

Hamming Code Function Table




#### Data Whitening

The optional data whitening/de-whitening function can be enabled by WHT\_EN. Use PN7/PN9 code to implement XOR operation with the transmitted data. The whitening seed is set by WHTSD[8:0].

#### Manchester Code

The optional Manchester encode/decode function can be enabled by MCH\_EN. Each bit after Manchester encoding will be extended into two bits and recovered to one bit data after decoding.



### **FIFO Operation Modes**

In Burst mode, data transmission to the RF transmitter is derived from FIFO and is pre-written by the host MCU. There are 4 FIFO modes to support various applications. They are the Simple FIFO mode, Block FIFO mode, Extend FIFO mode and Infinite FIFO mode.

# **FIFO Reset**

To use the FIFO in the burst mode, issue the TX FIFO address pointer reset command and RX FIFO address pointer reset command to reset the FIFO pointer and buffer first. After this, the FIFO is in the initial state same as reset.


#### Simple FIFO Mode

This FIFO mode is used for general applications with a TX/RX data length less then or equal to 64 bytes. The data length should not exceed 64 bytes. To use the simple FIFO mode, the host MCU must write the transmitting data to FIFO by the SPI write FIFOcommand. The transmitting sequence is first written byte first out and the MSB in each byte first out to the transmitter. Users should determine all transmitting data packet format including the preamble, SYNCWORDand packet encoding such as FEC, CRC, whiting. After FIFO data filling out is completed, clear the TXFFSA[5:0] field and set TXDLEN[7:0]/RXDLEN[7:0] field to the desired transmitting/receiving length in bytes. Then issue the TX command to start the transmission. After the current transmitting is completed, the data will be kept in FIFO to wait for the next transmission.

Programming procedure:

- 1. Reset TX FIFO by the SPI reset TX FIFO command.
- 2. Reset RX FIFO by the SPI reset RX FIFO command.
- 3. TXFFSA[5:0] must be cleared to 0.
- 4. Fill out TX FIFO by the SPI write FIFO command.
- 5. Set TXDLEN[7:0]/RXDLEN[7:0] to control the TX/RX length in bytes.
- 6. Issue the TX command for transmitter and RX command for receiver.
- 7. TX/RX completion is acknowledged by the TX/RX complete IRQ.
- 8. Re-transmitting TX packet with the same data will auto-reset TXFF\_RPTR to 0.






# Block FIFO Mode

The Bock FIFO mode is used to support multi-key code applications. Users should write all the key codes to FIFO first. When a key is pressed, the host MCU will detect the key and set TXFFSA[5:0] to the target key code start address and set TXDLEN[7:0] to indicate the key code length and issue the TX strobe command to start the transmission. The maximum FIFO length is also limited to 64 bytes.

Programming procedure:

- 1. Write key code 0~n to TX FIFO by SPI write FIFO command.
- 2. When a key is pressed, the host MCU will set TXFFSA[5:0] to the start address of the corresponding key code.
- 3. Set TXDLEN[7:0] for key code length.
- 4. Set the RXDLEN[7:0] to key code length and then enter the RX mode by SPI command.
- 5. Issue TX command for transmitter and RX command for receiver.
- 6. TX/RX completion is acknowledged by the TX/RX complete IRQ.






### Extend FIFO Mode

The Extend FIFO mode is used for transmissions with a long payload data packet. The maximum length is 255 bytes. As the physical FIFO length is 64 bytes, to extend the available transmitting length in one packet, a handshake mechanism is needed between the host MCU and the FIFO controller.

Set FFMG[1:0] to determine the FIFO data length margin and set FFMG\_EN to enable the margin detect function to inform the MCU when the TX FIFO data fullness level is less than the margin. The MCU should write data to TX FIFO fast enough when receiving this reminding signal to avoid transmission being terminated by TX FIFO data length low to zero.

Programming procedure:

- 1. Set FFMG\_EN to enable FIFO length margin detection function (i.e. FIFO low threshold detect function) and set FFMG[1:0] to select the threshold, 4, 8, 16 or 32 bytes.
- 2. Set the FIFOLTIE bit to 1 to enable the FIFO low threshold IRQ.
- 3. Set GIOnS field  $(n=1\sim4)=101b$  to output IRQ on GIO1~4.
- 4. TX: If MCU detects the FIFO low threshold IRQ signal, it will move data into TX FIFO with a data length less than or equal to (64-threshold). Then the MCU clears the FIFO low threshold IRQ flag FIFOLTIF and repeats the same routine until all TX data are completely written to TX FIFO.
- 5. RX: If MCU detects the FIFO low threshold IRQ signal, it will read data from RX FIFO. Then the MCU clears the FIFO low threshold IRQ flag FIFOLTIF and repeats the same routine until receiving the RX completion IRQ to read the remaining data from RX FIFO.



#### Infinite FIFO Mode

Programming procedure:


- 1. Set FFINF\_EN to 1 to enable the Infinite FIFO mode.
- 2. The handshaking and IRQ function are identical with the Extend FIFO mode.
- 3. TX: If receiving the FIFO low threshold IRQ, the MCU continues to write TX data to TX FIFO with a data length less than or equal to (64-threshold). Then the MCU clears the FIFO low threshold IRQ flag and repeats the same routine until it wants to terminate the infinite FIFO mode. To terminate the infinite FIFO mode, after receiving IRQ and moving data to TX FIFO, the MCU should clear FFINF\_EN to zero and set TXDLEN[7:0] to the remaining data length if the remaining transmitting length is less than 192 bytes and longer than 64 bytes. The packet will be terminated when all of the target data are transmitted completely.




4. RX: If receiving the FIFO low threshold IRQ, the MCU reads data from RX FIFO. Then the MCU clears the FIFO low threshold IRQ flag and repeats the same routine until it wants to terminate the infinite FIFO mode. To terminate the infinite FIFO mode, after receiving IRQ and reading data from RX FIFO, the MCU should clear FFINF\_EN to zero and set RXDLEN[7:0] to the remaining data length if the remaining receiving length is less than 192 bytes and longer than 64 bytes. The packet will be terminated when all of the target data are received completely.

# **Receiving Packet Judgement**

In normal RX operating mode, package reception follows the following judgement criteria.




The RF transceiver adopts extra receiver packet judgment for the continuous RX mode and autoacknowledge mode. The main purpose of these special link layer functions are used to alleviate MCU loading when handling TRX packet transaction.





#### **Continuous RX Mode**


There is a special continuous RX operating mode supported in the RF transceiver. The MCU can enable this continuous RX mode by setting the RXCON EN bit high and start the continuous RX mode by issuing the RX strobe command to the RF transceiver. If there is a valid RX packet received, the RF transceiver will issue an RX completion IRQ to the MCU. The RF transceiver then repeats the RX operation after a duration defined by DLY TXS[2:0] to keep listening for incoming packets. If an invalid packet is received, the RF transceiver would only repeat the RX operation without issuing the RX completion IRQ to the MCU. The MCU stops the continuous RX by issuing the Light Sleep strobe command to the RF transceiver. In the continuous RX mode, only simple FIFO mode can be used. In order to prevent the receiving packet data length field from being corrupted by new incoming packets before the MCU reads data from RX FIFO, users should set RXPL2F EN=1 and PLLEN EN=1 to have the PLLEN information stored into the RX FIFO. Because of the existence of PLLEN byte, the maximum packet data length becomes 63 bytes. If a new incoming packet arrives before the MCU reads RX FIFO, a FIFO overflow error will happen, in which condition the RF transceiver will issue an RX error IRQ to the MCU with FIFO overflow error flag RXERRIF set. At this moment, the MCU should exit the continuous RX mode and reset the RX FIFO pointer.



#### ARK Mode: Auto-Resend and Auto-Ack


The RF transceiver supports auto-resend and auto-ack mechanism by setting the ARK\_EN bit high. This mechanism enables an easy two-way communication implementation however can only be operated in the simple FIFO mode.

Set ARK\_EN to 1 to enable the RF transceiver to enter the auto-resend and auto-ack ready mode. Then, auto-resend is triggered by the TX strobe command from the MCU and auto-ack is triggered by RX strobe command from the MCU. Packet format transmitted from the master to the slave in the auto-resend mode are illustrated below.






The slave side in the auto-ack mode uses the packet format as the following to be an acknowledge packet transmitted to master. Note that there is no payload data field used in the acknowledge packet.




If the address field is used for the ARK mode, the auto-resend (master) side should configure the same address as the auto-ack (slave) side.

After configuring ARKNM[3:0], ARK\_EN and ARKRXAP[7:0], the MCU starts the auo-resend process by issuing the TX strobe command. The RF transceiver starts to transmit data from the TX FIFO and then enters the RX mode after the TX completion. The RX period is in multiples of 250µs (default) which is determined by (ARKRXAP[7:0]+1). If the RF transceiver receives a valid acknowledge packet from the slave side within the RX period with CRC checked correct, it will return to the Light Sleep mode and issue a TX completion IRQ to the MCU. Otherwise, the RF transceiver will check if the resend number has reached the limit set by (ARKNM[3:0]+1), if not, it will go to the TX mode to transmit the same TX data from the TX FIFO and the resend number will be increased by one.



Auto-resend: ACK Packet Received before ARKNM Limit




Rev. 1.00

Regarding the auto-ack in the slave side, the MCU issues the RX strobe command to start the autoack process and issues the Light Sleep strobe command to stop the auto-ack process. In the autoack mode, an extra PID/CRC filtering function will be applied for the slave side to check the packet received. If the PID/CRC of the new incoming packet is same as the stored PID/CRC of the last packet, then the newly received packet would be treated as a repeated packet.

During the auto-ack process, if the RF transceiver receives a valid packet with different PID/CRC and CRC/address checked correct, it will issue an RX completion IRQ to the MCU and autotransmit the ACK packet to the master. If the RF transceiver receives a packet with the same PID/ CRC and CRC/address checked correct, it will treat this packet as the repeated packet. Then the RF transceiver will not issue the RX IRQ to the MCU but still auto-transmit the ACK packet to the master. If the RF transceiver receives a packet with CRC/address checked failed, no IRQ is issued and the RF transceiver will automatically re-do the RX operation to continually listening for incoming packets.

The gap period for the RF transceiver to restart the next RX operation after the current RX completion is defined by ARKRXAP[7:0]. In general cases, the MCU should fetch the receiver FIFO data within this period after receiving the RX completion IRQ. Besides, the MCU needs to wait for a same duration if it wants to leave the ARK mode after receiving the RX completion IRQ.



#### ATR Mode: Auto-Transmit-Receive

There is a special ATR operation mode in the RF transceiver to reduce the external host's loading. Two ATR functions are implemented within the RF transceiver, one is WOR (Wake-On-RX) and the other is WOT (Wake-On-TX). They can only be operated with simple FIFO mode. These two operating modes need to co-work with an Idle mode timer which operates at a low frequency. The low frequency clock can be sourced from the internal LIRC or from the external ROSCi clock by setting the ATRCLKS bit in the ATR1 register. There are two operation modes for the ATRCT timer which is selected using the ATRCTM bit. Clearing the ATRCTM bit to 0 will select the single mode, where the ATRCT timer will restart upon every ATR transation when entering the Idle state. The ATRCT timer will stop and leave the ATR mode upon receiving the Light Sleep command. Setting the ATRCTM bit to 1 will select the continuous mode, where the ATRCT timer will start to operate upon receiving the Idle command and continuously run until the ATR\_EN bit or the ATRCTM bit is cleared to zero.


After entering the ATR mode, only the Idle, Light Sleep, Set Register Bank and control register read/ write commands can be recognized by the RF transceiver.

# WOT (Wake-On-TX) Function

When the WOT function is enabled by setting the ATR\_EN bit to 1 and the ATRM[1:0] bits to 00b, the RF transceiver will periodically wake up from the Idle mode and transmit TX FIFO contents without interaction with the host MCU. The RF transceiver starts the WOT process upon receiving the Idle strobe command from the MCU and stops the WOT process upon receiving the Light Sleep strobe command from the MCU. The ATRCYC[15:0] bits are used to set the wake-up period for the WOT function. At the moment of timer expiration, the wake-up timer will trigger the RF transceiver



to leave the Idle state and enter the active state to transmit data, at the same time the ATRCYC[15:0] content will be reloaded into the timer's counter. After finishing the TX operation, the RF transceiver will return to the Idle mode and stay in this state until next wake-up timer expiration occurs. In the active state, the RF transceiver only implements wake-up transmission once by default. Users can extend the wake-up transmitting mechanism by combining with the ARK function. The repeated transmitting number is controlled by (ARKNM[3:0]+1). The time duration between the repeated transmitting packets is inserted with one RX slot and controlled by ARKRXAP[7:0] in the ATR8 register. If the RF transceiver receives ACK in the RX slot, a TX completion IRQ will be issued to inform the host MCU.




#### WOR (Wake-On-RX) Function

When the WOR function is enabled by setting the ATR\_EN bit to 1 and the ATRM[1:0] bits to 01b, the RF transceiver will periodically wake up from the Idle mode and listen for the incoming packets without interaction with the host MCU. The RF transceiver starts the WOR process upon receiving the Idle strobe command from the MCU and stops the WOR process upon receiving the Light Sleep strobe command from the MCU. The ATRCYC[15:0] bits are used to set the wake-up period for the WOR function. At the moment of ATR timer expiration, the wake-up timer will trigger the RF transceiver to leave the Idle mode and enter the active state to listen for the incoming packet, at the same time the ATRCYC[15:0] content will be reloaded into the timer's counter. The receiving active period is defined by the ATRRXAP[10:0] bits. The active period is in multiples of 250µs (defalut) and starts from 250µs. If there is no incoming packet received in the RX active period, the RF transceiver will return to the Idle mode and wait for the next WOR cycle.


The active period is auto-extended when the "preamble+SYNCWORD" is detected. The extend period is defined by (ATRRXEP[15:0]+1). The extend period is also in multiples of 250µs (defalut) and starts from 250µs. Once the SYNCWORD is received, the receiving period would be auto-extended until the whole packet is completely received. After the RX receiving is done with CRC checked correct, the RF transceiver would acknowledge the MCU with RX complete IRQ and stay at light sleep mode. MCU can read the incoming packet from the RX FIFO and then restart the next WOR session by issuing Idle strobe command. If MCU wants to leave WOR mode, MCU still needs to issue Light Sleep command to the RF transceiver.







Note: 1. VCO Calibration time: ~152µs@433MHz / ~96µs@868MHz 2. Both new RX and TX need to first go through"Light Sleep→VCO Cal.→Standby"














In the WOR active period, the RF transceiver only implements RX operation once by default. Users can extend the wake-up receiving mechanism by combining with the ARK function. In WOR+ARK mode, the time duration between the repeated receiving packets is inserted with one TX slot for acknowledgement. The TX duration depends on the transmitting data rate. The RF transceiver stays in the RX mode for a maximum period of time defined by ATRRXAP+ATRRXEP. If a valid imcoming packet, with CRC checked correct and a different PID/CRC, is received before the timer expires, the RF transceiver will issue an RX completion IRQ to the MCU and automatically enter the TX mode. If a repeated packet, with CRC checked correct and a same PID/CRC, is received, the RF transceiver will only automatically enter the TX mode with no IRQ to the MCU. After the TX completion, the RF transceiver will return to the RX mode again and listen for the incoming packets until the timer expires if no incoming packet is received.



# WTM (Wake-up Timer Mode)

The RF transceiver can be set as a programmable timer to output a periodical waveform on GIOs. User can use this signal to wake up the CPU. Set ATR\_EN=1 and ATRM=10b/11b to enable the WTM mode. The RF transceiver starts the WTM mode upon receiving the Idle strobe command from the MCU and stops the WTM mode upon receiving the Light Sleep strobe command. The RF transceiver will stay in the Idle mode for the whole WTM process.




Idle Mode RF RF Host Host Wake on RX Wake on TX ATRM[1:0]=01: WOR, ATR enabled ATRM[1:0]=00: WOT, ATR enabled TX FIFO address pointer reset TX FIFO Write PID++ PKT5 TXDLEN Idle Mode . . . . . . . . . . . . . Idle Mode PID=2 ΤХ SYNC fail ТΧ PID=2 CRC fail PID=2 ΤХ CRC pass ,IRQ3[1]--GIO (RX FIFO Ready) Light Sleep Mode PID=2 ТΧ IRQ3=0x00 to clear flag RX FIFO Read ΤХ PID=2 PID=2 ТΧ PID=2 ТΧ Light Sleep Mode

**Message Flowchart Examples** 

ATR: WOT & WOR



ATR+ARK: WOT+Auto-Resend & WOR+Auto-Ack





Auto ACK Auto Resend ATRM(1:0)=01: WOR, Light Sleep  TX FIFO address pointer reset TX FIFO Write PID new, CRC pass PID=1 TX RX: Fail Idle Mode PID new, CRC pass PID=1 TX RX: Fail Idle Mode PID=1 TX RX: Fail Idle Mode PID=1 TX FX FIFO address pointer reset TX FIFO address pointer reset RX: Fail Idle Mode FID new, CRC pass FID=1 TX FX FIFO address pointer reset FIC3[1]-GIO (TX Complete) Light Sleep Mode FID new, CRC pass FID=2 TX FIFO address pointer reset FIC3[1]-GIO (TX Complete) Light Sleep Mode FIC3=0x00 to clear flag FID=2 TX FIFO address pointer reset FIC3[0]-GIO (TX complete) Light Sleep Mode FIC3=0x00 to clear flag FID=2 TX FIFO address pointer reset FIC3=0x00 to clear flag FID new, CRC pass FID=2 TX FIFO address pointer reset FIC3=0x00 to clear flag FID new, CRC pass FID=2 TX FIFO address pointer reset FIC3=0x00 to clear flag FID=1 FIT FIFO address pointer reset FIFO FIFO FIFO FIFO FIFO FIFO FIFO FIF	Host		RF	Idle Mode	F	۲F		Host	t
PID new, CRC pass PID=1 TX FIFO address pointer reset TX FIFO Write PKT5 TXDLEN Idle Mode IRQ3+0x00 to clear flag RX FIFO Read IRQ3-0x00 to clear flag PID=1 TX RX: fail Idle Mode PID=1 TX RX: fail Idle Mode PID=1 TX RX: fail Idle Mode PID=1 TX RX: fail Idle Mode PID=1 TX RX: fail Idle Mode IRQ3-0x00 to clear flag PID=1 TX RX: fail IRQ300_GIO (TX complete) Light Sleep Mode IRQ30_GIO (TX complete) Light Sleep Mode IRQ30_GIO (TX Complete) Light Sleep Mode PID=2 TX RX: fail RX: fail PID=2 TX RX: fail RX: fail	ATRM		ht Sleep			ATRM[1:		nt Sleep	
PID new, CRC pass PID=1 TX RX FIFO Read RX FIFO Read RX FIFO Read RX FIFO Read RX FIFO Read RX FIFO Read RX FIFO Read PID=1 CRC pass PID=1 CRC pass PID=1 CRC pass PID=1 TX Empty packet, payload length=0 RX: CRC pass IRQ3[0]-GIO (TX complete) Light Sleep Mode PID++ PID++ PID++ RX: CRC pass IRQ3[1]-GIO (RX FIFO Ready) Light Sleep Mode IRQ3[1]-GIO (RX FIFO Ready) Light Sleep Mode					PID++		O Write	r reset	
PID=1       TX         CRC pass       PID=1         Empty packet, payload length=0       RX: CRC pass         IRQ3[0]-GIO (TX complete)       Light Sleep Mode         IRQ3=0x00 to clear flag       Idle Mode         PID++       PID++         PID new, CRC pass       PID=2         IRQ3[1]-GIO (RX FIFO Ready)       Empty packet, payload length=0         IRQ3[0]-GIO (TX complete)       Light Sleep Mode         IRQ3=0x00 to clear flag       IX		1]GIO (RX FIFO Light Sleep Mode Q3=0x00 to clear f	Ready) Em	pty packet, payload length=0		RX: CRO			
CRC pass       TX         Empty packet, payload length=0       RX: CRC pass         IRQ3[0]-GIO (TX complete)       Light Sleep Mode         IRQ3=0x00 to clear flag       TX FIFO address pointer reset         PID+++       PID+++         PID+++       PKT5 TXDLEN         Idle Mode       Idle Mode         IRQ3[1]-GIO (RX FIFO Ready)       TX         Light Sleep Mode       IRQ3[0]-GIO (TX complete)         Light Sleep Mode       IRQ3[0]-GIO (TX complete)         Light Sleep Mode       IRQ3[0]-GIO (TX complete)		Idle Mode							
PID++ TX FIFO Write PKT5 TXDLEN Idle Mode Idle Mode Idle Mode Idle Mode TX RX: CRC pass IRQ3[1]GIO (RX FIFO Ready) Light Sleep Mode IRQ3=0x00 to clear flag IRQ3=0x00 to clear		CRC					0]GIO (TX comp ight Sleep Mode		
PID new, CRC pass       TX         IRQ3[1]GIO (RX FIFO Ready)       Empty packet, payload length=0         Light Sleep Mode       IRQ3[0]GIO (TX complete)         IRQ3=0x00 to clear flag       Light Sleep Mode					PID++		O Write	er reset	
	<	[1]GIO (RX FIFO Light Sleep Mode	Ready) Em			RX: CR( IRQ3[I L	0]GIO (TX comp ight Sleep Mode		



#### Abbreviation

ADC: Analog to Digital Converter AFC: Automatic Frequency Compensation AGC: Automatic Gain Control ARK: Auto-Resend and Auto-Ack ATR: Automatic-Transmit-Receive BER: Bit Error Rate BPF: Band Pass Filter CD: Carrier Detect CFO: Carrier Frequency Offset CP: Charge Pump CRC: Cyclic Redundancy Check DCOC: DC Offset Correct DSM: Delta Sigma Modulator FEC: Forward Error Correction FIFO: First In First Out GFSK: Gaussian Frequency Shift Keying ID: Identifier IF: Intermedia Frequency IIR: Infinite Impulse Response IRQ: Interrupt Request ISM: Industrial, Scientific and Medical LNA: Low Noise Amplifier LO: Local Oscillator MCU: Mico Controller Unit MMD: Multi-Mode Divider **OW:** Overwrite PA: Power Amplifier PD: Power Down PFD: Phase Frequency Detector (for PLL) PLL: Phase Lock Loop POR: Power On Reset PVT: Process-Voltage-Temperature RBCLK: RX Bit Clock RSSI: Received Signal Strength Indicator RX: Receiver SNR: Signal Noise Ratio SPI: Serial Port Interface SX: Synthesizer SYCK: System Clock for digital circuit



SYNC/SYNCWORD: Synchronization Word TBCLK: TX Bit Clock TRX: TX/RX TX: Transmitter VCO: Voltage Controlled Oscillator WOR: Wake-on-RX WOT: Wake-on-TX WTM: Wake-up Timer Mode XCLK: Crystal Clock XO: Crystal Oscillator XTAL: Crystal


# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. The option must be defined for proper system function, the details of which are shown in the table.

No.	Options						
Oscilla	illator Option						
1	HIRC frequency selection – f <sub>HIRC</sub> : 8MHz, 12MHz or 16MHz						

Note: When the HIRC has been configured at a frequency shown in this table, the HIRC1 and HIRC0 bits should also be set to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

# **Application Circuits**





# **Instruction Set**

# Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

# **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within  $0.5\mu$ s and branch or call instructions would be implemented within  $1\mu$ s. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

# Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

# **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



# Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

#### Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



# Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

# Table Conventions

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operati	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	C



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Opera	tion		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Op	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous	) }		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



# Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	1		1
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADDM A,[m]	Add ACC to Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LADCM A,[m]	Add ACC to Data memory with Carry	2 <sup>Note</sup>	Z, C, AC, OV, SC
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	С
Logic Operation	on		
LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z
LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z
LXORM A,[m]	Logical XOR ACC to Data Memory	2 <sup>Note</sup>	Z
LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z
LCPLA [m]	Complement Data Memory with result in ACC	2	Z
Increment & D	Decrement		
LINCA [m]	Increment Data Memory with result in ACC	2	Z
LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z
LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LDEC [m]	Decrement Data Memory	2 <sup>Note</sup>	Z
Rotate			·
LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRRC [m]	Rotate Data Memory right through Carry	2 <sup>Note</sup>	С
LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRL [m]	Rotate Data Memory left	2 <sup>Note</sup>	None
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	С
Data Move	·		
LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A	Move ACC to Data Memory	2 <sup>Note</sup>	None
Bit Operation	· · ·		
LCLR [m].i	Clear bit of Data Memory	2 <sup>Note</sup>	None
LSET [m].i	Set bit of Data Memory	2 <sup>Note</sup>	None



Mnemonic	Description	Cycles	Flag Affected
Branch			
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
Table Read			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
Miscellaneous	;		
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



## Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC
Description Operation Affected flag(s) AND A,[m]	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> <li>Z</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> <li>Z</li> <li>Logical AND immediate data to ACC</li> <li>Data in the Accumulator and the specified immediate data perform a bit wise logical AND</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s) ANDM A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$ .i $\leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$
	$PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C



<b>DEC [m]</b> Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z
<b>DECA [m]</b> Description	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation Affected flag(s)	$ACC \leftarrow [m] - 1$ Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF $\leftarrow 1$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
<b>MOV [m],A</b> Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



RLA [m] Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} ACC.(i+1) \leftarrow [m].i; (i=0\sim6) \\ ACC.0 \leftarrow [m].7 \end{array}$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0~6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C



55041.1	
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6)
operation	$ACC.7 \leftarrow C$
	$C \leftarrow [m].0$
Affected flag(s)	C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBC A, x	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
SBCM A,[m] Description	Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ
Description Operation Affected flag(s) SDZ [m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ Skip if decrement Data Memory is 0
Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ
Description Operation Affected flag(s) SDZ [m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] - 1$
Description Operation Affected flag(s) <b>SDZ [m]</b> Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Description Operation Affected flag(s) <b>SDZ [m]</b> Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] - 1$ Skip if $[m]=0$
Description Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] - 1$ Skip if $[m]=0$ None
Description Operation Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] - 1$ Skip if decrement Data Memory is zero with result in ACC The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction. $[m] \leftarrow [m] - 1$ Skip if decrement Data Memory is zero with result in ACC The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction. If the result is not 0, the program proceeds with the following instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. If the result is not 0, the program proceeds with the following instruction. $ACC \leftarrow [m] - 1$
Description Operation Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] - 1$ Skip if decrement Data Memory is zero with result in ACC The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction the program proceeds with the following instruction. $[m] \leftarrow [m] - 1$ Skip if decrement Data Memory is zero with result in ACC The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction, while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.



<b>SET [m]</b> Description Operation	Set Data Memory Each bit of the specified Data Memory is set to 1. [m] ← FFH
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m]$ .i $\leftarrow 1$
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$ .i $\neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m]≠ 0
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



SUBM A,[m] Description	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be
Operation Affected flag(s)	cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] ← ACC - [m] OV, Z, AC, C, SC, CZ
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
	[m].3~[m].0 $\leftrightarrow$ [m].7~[m].4
Operation	
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 $\leftarrow$ [m].7~[m].4 ACC.7~ACC.4 $\leftarrow$ [m].3~[m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if [m]=0
Affected flag(s)	None
97 [m] i	Skip if hit i of Data Memory is ()
SZ [m].i	Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



TABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
ITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow program code (low byte)$
	TBLH ← program code (high byte)
Affected flag(s)	None
ITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	$TBLH \leftarrow program \text{ code (high byte)}$
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



## **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
8()	
LADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LAND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
80	
LCLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
LCLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$ .i $\leftarrow 0$
Affected flag(s)	None
<b>U</b> ( )	



LCPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
Operation	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
6()	
LCPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
LDAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
LDEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
LDECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
LINC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
LINCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.
-	The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z



<b>LMOV A,[m]</b> Description Operation Affected flag(s)	Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. $ACC \leftarrow [m]$ None
<b>LMOV [m],A</b> Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None
LOR A,[m] Description	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation Affected flag(s)	$ACC \leftarrow ACC "OR" [m]$ Z
LORM A,[m] Description Operation Affected flag(s)	Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory. [m] ← ACC "OR" [m] Z
<b>LRL [m]</b> Description Operation	Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
LRLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
LRLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
LRLCA [m] Description	Rotate Data Memory left through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C C



LRR [m]	Rotate Data Memory right
Description Operation	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. $[m].i \leftarrow [m].(i+1); (i=0-6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	[m].7 ← [m].0 None
LRRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
LRRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i $\leftarrow$ [m].(i+1); (i=0~6) [m].7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C
LSBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ



LSDZ [m]	Skip if decrement Data Memory is 0			
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the			
	following instruction is skipped. As this requires the insertion of a dummy instruction while			
	the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.			
Operation	$[m] \leftarrow [m] - 1$			
_	Skip if [m]=0			
Affected flag(s)	None			
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC			
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the			
	following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.			
Operation	$ACC \leftarrow [m] - 1$ Skip if ACC=0			
Affected flag(s)	None			
LSET [m]	Set Data Memory Each bit of the specified Data Memory is set to 1.			
Description Operation	$[m] \leftarrow FFH$			
Affected flag(s)	None			
Affected flag(s)				
LSET [m].i	Set bit of Data Memory			
Description	Bit i of the specified Data Memory is set to 1.			
Operation	$[m]$ .i $\leftarrow 1$			
Affected flag(s)	None			
LSIZ [m]	Skip if increment Data Memory is 0			
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the			
	following instruction is skipped. As this requires the insertion of a dummy instruction while			
	the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.			
Operation	$[m] \leftarrow [m] + 1$			
	Skip if [m]=0			
Affected flag(s)	None			
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC			
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the			
	following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.			
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$			
Affected flag(s)	None			
LSNZ [m].i	Skip if bit i of Data Memory is not 0			
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this			
Securition	requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.			
Operation	Skip if $[m]$ .i $\neq 0$			
Affected flag(s)	None			



LSNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following
Operation	instruction.
Operation Affected flag(s)	Skip if [m] ≠ 0 None
A meeted mag(3)	
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
	Subtract Data Manager from ACC with result in Data Manager
LSUBM A,[m] Description	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	[m].3~ $[m]$ .0 ↔ $[m]$ .7~ $[m]$ .4
Affected flag(s)	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
LSZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None



LSZ [m].i	Skip if bit i of Data Memory is 0		
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.		
Operation	Skip if [m].i=0		
Affected flag(s)	None		
LTABRD [m]	Read table (specific page) to TBLH and Data Memory		
Description	The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)		
Affected flag(s)	None		
LTABRDL [m]	Read table (last page) to TBLH and Data Memory		
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)		
Affected flag(s)	None		
LITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory		
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte)		
	$TBLH \leftarrow program \ code \ (high \ byte)$		
Affected flag(s)	None		
LITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory		
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)		
Affected flag(s)	None		
LXOR A,[m]	Logical XOR Data Memory to ACC		
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC "XOR" [m]$		
Affected flag(s)	Z		
LXORM A,[m]	Logical XOR ACC to Data Memory		
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.		
Operation	$[m] \leftarrow ACC "XOR" [m]$		
Affected flag(s)	Z		



## Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



## SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions



Sumbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.028	0.030	0.031	
A1	0.000	0.001	0.002	
A3	0.008 REF			
b	0.006	0.008	0.010	
D	0.256 BSC			
E	0.177 BSC			
е	0.016 BSC			
D2	0.197	—	0.205	
E2	0.118	_	0.126	
L	0.014	0.016	0.018	
K	0.008	—	—	

Sumbol	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A3	0.203 REF			
b	0.15	0.20	0.25	
D	6.50 BSC			
E	4.50 BSC			
е	0.40 BSC			
D2	5.00	_	5.20	
E2	3.00	_	3.20	
L	0.35	0.40	0.45	
K	0.20		_	



Copyright<sup>©</sup> 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.