



---

# **HT32F52234/HT32F52244**

## **Datasheet**

**32-Bit Arm® Cortex®-M0+ Microcontroller,  
up to 64 KB Flash and 8 KB SRAM with 1 Msps ADC, DAC,  
USART, UART, SPI, I<sup>2</sup>C, PWM, SSTM, BFTM, CRC, UID, DIV,  
PDMA, RTC and WDT**

Revision: V1.00 Date: August 13, 2024

[www.holtek.com](http://www.holtek.com)

## Table of Contents

<b>1 General Description</b>	<b>6</b>
<b>2 Features</b>	<b>7</b>
Core .....	7
On-Chip Memory .....	7
Flash Memory Controller – FMC .....	7
Reset Control Unit – RSTCU .....	7
Clock Control Unit – CKCU .....	8
Power Management Control Unit – PWRCU .....	8
External Interrupt / Event Controller – EXTI .....	8
Analog to Digital Converter – ADC .....	9
Digital to Analog Converter – DAC .....	9
I/O Ports – GPIO .....	9
Pulse-Width-Modulation Timer – PWM .....	9
Single-Channel Timer – SCTM .....	10
Basic Function Timer – BFTM .....	10
Watchdog Timer – WDT .....	10
Real-Time Clock – RTC .....	11
Inter-integrated Circuit – I <sup>2</sup> C .....	11
Serial Peripheral Interface – SPI .....	11
Universal Synchronous Asynchronous Receiver Transmitter – USART .....	12
Universal Asynchronous Receiver Transmitter – UART .....	12
Cyclic Redundancy Check – CRC .....	13
Peripheral Direct Memory Access – PDMA .....	13
Hardware Divider – DIV .....	13
Unique Identifier – UID .....	14
Debug Support .....	14
Package and Operation Temperature .....	14
<b>3 Overview</b>	<b>15</b>
Device Information .....	15
Block Diagram .....	16
Memory Map .....	17
Clock Structure .....	20
<b>4 Pin Assignment</b>	<b>21</b>
<b>5 Electrical Characteristics</b>	<b>28</b>
Absolute Maximum Ratings .....	28
Recommended DC Operating Conditions .....	28

On-Chip LDO Voltage Regulator Characteristics.....	28
On-Chip Ultra-low Power LDO Voltage Regulator Characteristics .....	29
Power Consumption .....	29
Reset and Supply Monitor Characteristics.....	30
External Clock Characteristics.....	31
Internal Clock Characteristics .....	32
System PLL Characteristics.....	32
Memory Characteristics .....	33
I/O Port Characteristics.....	33
ADC Characteristics .....	34
Internal Reference Voltage Characteristics .....	35
V <sub>DDA</sub> Monitor Characteristics .....	36
DAC Characteristics .....	36
PWM / SCTM Characteristics .....	37
I <sup>2</sup> C Characteristics .....	37
SPI Characteristics .....	38
<b>6 Package Information .....</b>	<b>40</b>
SAW Type 24-pin QFN (3 mm × 3 mm × 0.55 mm) Outline Dimensions.....	41
SAW Type 32-pin QFN (4 mm × 4 mm × 0.75 mm) Outline Dimensions.....	42
SAW Type 46-pin QFN (6.5 mm × 4.5 mm × 0.75 mm) Outline Dimensions.....	43
48-pin LQFP (7 mm × 7 mm) Outline Dimensions.....	44

## List of Tables

Table 1. Features and Peripheral List .....	15
Table 2. Register Map .....	18
Table 3. Pin Assignment .....	25
Table 4. Pin Description .....	26
Table 5. Absolute Maximum Ratings .....	28
Table 6. Recommended DC Operating Conditions .....	28
Table 7. LDO Characteristics .....	28
Table 8. ULDO Characteristics .....	29
Table 9. Power Consumption Characteristics .....	29
Table 10. V <sub>DD</sub> Power Reset Characteristics .....	30
Table 11. LVD / BOD Characteristics .....	30
Table 12. High Speed External Clock (HSE) Characteristics .....	31
Table 13. Low Speed External Clock (LSE) Characteristics .....	31
Table 14. High Speed Internal Clock (HSI) Characteristics .....	32
Table 15. Low Speed Internal Clock (LSI) Characteristics .....	32
Table 16. System PLL Characteristics .....	32
Table 17. Flash Memory Characteristics .....	33
Table 18. I/O Port Characteristics .....	33
Table 19. ADC Characteristics .....	34
Table 20. Internal Reference Voltage Characteristics .....	35
Table 21. V <sub>DDA</sub> Monitor Characteristics .....	36
Table 22. DAC Characteristics .....	36
Table 23. PWM / SSTM Characteristics .....	37
Table 24. I <sup>2</sup> C Characteristics .....	37
Table 25. SPI Characteristics .....	38

## List of Figures

Figure 1. Block Diagram .....	16
Figure 2. Memory Map.....	17
Figure 3. Clock Structure .....	20
Figure 4. 24-pin QFN Pin Assignment .....	21
Figure 5. 32-pin QFN Pin Assignment .....	22
Figure 6. 46-pin QFN Pin Assignment .....	23
Figure 7. 48-pin LQFP Pin Assignment.	24
Figure 8. ADC Sampling Network Model .....	35
Figure 9. I <sup>2</sup> C Timing Diagram.....	38
Figure 10. SPI Timing Diagram – SPI Master Mode.....	39
Figure 11. SPI Timing Diagram – SPI Slave Mode with CPHA = 1 .....	39

# 1 General Description

The Holtek HT32F52234/HT32F52244 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and including advanced debug support.

The devices operate at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 64 KB of embedded Flash memory for code/data storage and up to 8 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as Hardware Divider DIV, PDMA, ADC, DAC, I<sup>2</sup>C, USART, UART, SPI, BFTM, SCTM, PWM, CRC-16/32, 96-bit Unique ID, RTC, WDT and SW-DP (Serial Wire Debug Port), etc., are also implemented in the devices. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as white goods application control, power monitors, alarm systems, consumer products, handheld equipment, data logging applications, motor control and so on.

**arm CORTEX**

## 2 Features

### Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 60 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

### On-Chip Memory

- Up to 64 KB on-chip Flash memory for instruction/data and option byte storage
- Up to 8 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor access and debug access share the single external interface to external AHB peripherals. The processor access takes priority over debug access. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure in the Overview chapter shows the memory map of the devices, including code, SRAM, peripheral and other pre-defined regions.

### Flash Memory Controller – FMC

- Flash accelerator to obtain maximum efficiency
- 32-bit word programming with In System Programming (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word programming/page erase functions are also provided.

### Reset Control Unit – RSTCU

- Supply supervisor
  - Power On Reset / Power Down Reset – POR / PDR
  - Brown-out Detector – BOD
  - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up.

A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

## Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to  $\pm 1\%$  accuracy at 3.3 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK\_SYS) which can come from HSI, HSE, LSI, LSE or system PLL. The Watchdog Timer and Real-Time Clock (RTC) use either the LSI or LSE as their clock source.

## Power Management Control Unit – PWRCU

- Single  $V_{DD}$  power supply: 1.65 V to 3.6 V
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- $V_{DD}$  power supply for RTC
- Two power domains:  $V_{DD}$  and  $V_{CORE}$
- Four power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2, Power-Down

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1, Deep-Sleep2 and Power-Down modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

## External Interrupt / Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

## Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in the devices. There are multiplexed channels, which include 12 external channels on which the external analog signal can be supplied and 6 internal channels. If the input voltage is required to remain within a specific threshold window, the Analog Watchdog function will monitor and detect the signals. An interrupt will then be generated to inform the device that the input voltage is higher or lower than the preset thresholds. There are three conversion modes to convert an analog signal to digital data. The A/D conversion can be operated in one shot, continuous and discontinuous conversion mode.

## Digital to Analog Converter – DAC

- Each D/A converter has its own output channel
- 12-bit or 8-bit resolution
- Maximum 500 ksps conversion updating rate
- Independent or simultaneous conversion
- Supports voltage output buffer mode and bypass voltage output buffer mode
- Reference voltage from internal reference voltage  $V_{REF}$  or  $V_{DDA}$

The DAC Module has two Digital to Analog Converters. Each is a 12-bit, voltage output digital to analog converter and has one output channel. The DAC can be configured in 8-bit or 12-bit mode. The DAC conversion could be implemented independently or simultaneously when both channels are grouped together for synchronous update operation.

## I/O Ports – GPIO

- Up to 40 GPIOs
- Port A, B, C are mapped to 16-line EXTI interrupts
- Almost all I/O pins have configurable output driving current

There are up to 40 General Purpose I/O pins, GPIO, named PA0 ~ PA15, PB0 ~ PB15 and PC0 ~ PC7 for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

## Pulse-Width-Modulation Timer – PWM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output

The Pulse-Width-Modulation Timer, PWM, consists of one 16-bit up/down-counter, four 16-bit Compare Registers (CRs), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer and output waveform generation such as single pulse generation or PWM output.

## Single-Channel Timer – SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned

The Single-Channel Timer consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as PWM output.

## Basic Function Timer – BFTM

- 32-bit compare match up-counter – no I/O control
- One shot mode – counter stops counting when compare match occurs
- Repetitive mode – counter restarts when compare match occurs

The Basic Function Timer Module, BFTM, is a simple 32-bit up-counting counter designed to measure time intervals and generate one shots or generate repetitive interrupts. The BFTM can operate in two functional modes, repetitive and one shot modes. In the repetitive mode, the counter will restart at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

## Watchdog Timer – WDT

- 12-bit down-counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit down-counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog Timer configuration.

## Real-Time Clock – RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real-Time Clock, RTC, includes an APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. Most of the RTC circuits are located in the V<sub>DD</sub> Domain except for the APB interface. The APB interface is located in the V<sub>CORE</sub> power domain. Therefore, it is necessary to be isolated from the ISO signal that comes from the power control unit when the V<sub>CORE</sub> power domain is powered off, that is when the device enters the Power-Down mode. The RTC counter is used as a wakeup timer to generate a system resume signal from the Power-Down mode.

## Inter-integrated Circuit – I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode using address mask function

The I<sup>2</sup>C module is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two-wire serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I<sup>2</sup>C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception. The I<sup>2</sup>C also has an arbitration detect function and clock synchronization function to prevent the situations where more than one master attempts to transmit data to the I<sup>2</sup>C bus at the same time.

## Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ( $f_{PCLK}/2$ ) MHz for the master mode and ( $f_{PCLK}/3$ ) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamlined data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

## Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Programmable baud rate clock frequency up to ( $f_{PCLK}/16$ ) MHz for asynchronous mode and ( $f_{PCLK}/8$ ) MHz for synchronous mode
- Full duplex communication
- Supports LIN (Local Interconnect Network) mode
- Supports single-wire mode
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bits generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous data transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes an 8-level transmitter FIFO, (TX\_FIFO) and an 8-level receiver FIFO (RX\_FIFO). The software can detect a USART error status by reading USART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to ( $f_{PCLK}/16$ ) MHz
- Full duplex communication
- Supports LIN (Local Interconnect Network) mode
- Supports single-wire mode
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bits generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,  
 $X^{16}+X^{15}+X^2+1$
- Supports CCITT CRC16 polynomial: 0x1021,  
 $X^{16}+X^{12}+X^5+1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,  
 $X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^8+X^7+X^5+X^4+X^2+X+1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm and is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means the data stream contains a data error.

## Peripheral Direct Memory Access – PDMA

- 6 channels with trigger source grouping
- 8-bit, 16-bit and 32-bit width data transfer
- Supports linear address, circular address and fixed address modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger source:  
ADC, SPI, UART, USART, I<sup>2</sup>C, PWM and software request

The Peripheral Direct Memory Access circuitry, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

## Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Calculate in 8 clock cycles, load in 1 clock cycle
- Division by zero error flag

The divider is the truncated division and requires a software triggered start signal by controlling the “START” bit in the control register. The divider calculation complete flag will be set to 1 after 8 clock cycles, however, if the divisor register data is zero during the calculation, the division by zero error flag will be set to 1.

## Unique Identifier – UID

- Total 96-bit UID is unique and not duplicate with other HT32 MCU devices
- It is unchangeable and determined by MCU manufacturer

## Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watch points

## Package and Operation Temperature

- 24/32/46-pin QFN, 48-pin LQFP packages
- Operation temperature range: -40 °C to 105 °C

# 3 Overview

## Device Information

**Table 1. Features and Peripheral List**

Peripherals	HT32F52234	HT32F52244
Main Flash (KB)	32	63
Option Bytes Flash (KB)		1
SRAM (KB)	4	8
Timers	PWM	1
	SCTM	2
	BFTM	2
	RTC <sup>(Note)</sup>	1
	WDT	1
Communication	SPI	1
	USART	1
	UART	1
	I <sup>2</sup> C	3
	PDMA	6 channels
Hardware Divider		1
CRC-16/32		1
EXTI		16
12-bit 1 Msps ADC		1
Number of channels		12 external channels
DAC		2
Number of DAC converters		4
GPIO		Up to 40
CPU frequency		Up to 60 MHz
Operating voltage		1.65 V ~ 3.6 V
Operating temperature		-40 °C ~ 105 °C
Package		24/32/46-pin QFN, 48-pin LQFP

Note: For the 24-pin QFN package, the X32KIN and X32KOUT pins are not available, The real-time clock (RTC) clock source from the LSI.

## Block Diagram





Figure 1. Block Diagram

## Memory Map



3 Overview

**Figure 2. Memory Map**

**Table 2. Register Map**

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART	APB
0x4000_1000	0x4000_1FFF	UART	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI	
0x4000_5000	0x4000_7FFF	Reserved	
0x4000_8000	0x4000_8FFF	I <sup>2</sup> C2	
0x4000_9000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4001_3FFF	Reserved	
0x4001_4000	0x4001_4FFF	DAC1	
0x4001_5000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4003_0FFF	Reserved	
0x4003_1000	0x4003_1FFF	PWM	
0x4003_2000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C0	
0x4004_9000	0x4004_9FFF	I <sup>2</sup> C1	
0x4004_A000	0x4005_3FFF	Reserved	
0x4005_4000	0x4005_4FFF	DAC0	
0x4005_5000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	

Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x4008_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA	
0x4009_2000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	
0x400B_2000	0x400B_3FFF	GPIO B	
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	

## Clock Structure




Figure 3. Clock Structure

## 4 Pin Assignment

HT32F52234/HT32F52244 24 QFN-A											
								AF0 (Default)			
								AF1			
AF0 (Default)		24	23	22	21	20	19				
	○	AP	VDD	VDD	PVDD	VDD	VDD				
PA0	1	VDD	PVDD	<small>V<sub>DD</sub> Digital Power Pad</small>				VDD	18	PB1	
PA1	2	VDD	AP	<small>Analog Power Pad</small>				VDD	17	PB0	
PA2	3	VDD	P15	<small>1.5 V Power Pad</small>				VDD	16	SWDIO	PA13
PA3	4	VDD	VDD	<small>V<sub>DD</sub> Digital &amp; Analog I/O Pad</small>				VDD	15	SWCLK	PA12
PA4	5	VDD	VDD	<small>V<sub>DD</sub> 5VT Pad</small>				VDD	14	PA9_BOOT	
PA5	6	VDD	VDD	<small>V<sub>DD</sub> Domain Pad</small>				VDD	13	XTALOUT	PB14
		P15	PVDD	PVDD	VDD	VDD	VDD				
		7	8	9	10	11	12				
		CLDO	VDD_1	VSS_1	nRST	RTCOUT	PB12				
AF0 (Default)		XTALIN	PB13								
AF1											

Figure 4. 24-pin QFN Pin Assignment

HT32F52234/52244 32 QFN-A																		
AF0 (Default)		AF1																
PA0	1	VDD	PVDD V <sub>DD</sub> Digital Power Pad															
PA1	2	VDD	AP Analog Power Pad															
PA2	3	VDD	P15 1.5 V Power Pad															
PA3	4	VDD	V <sub>DD</sub> Digital & Analog I/O Pad															
PA4	5	VDD	V <sub>DD</sub> 5VT Pad															
PA5	6	VDD	V <sub>DD</sub> Domain Pad															
PC4	7	VDD	V <sub>DD</sub> Domain 5VT Pad															
PC5	8	VDD	EP VSS_2															
		P15 PVDD PVDD VDD VDD VDD VDD VDD																
		9 10 11 12 13 14 15 16																
		XTALIN PB13																
		XTALIN PB13 RTCOUT PB12 X32KOUT PB11 PB10																
		nRST VSS_1 X32KIN PB10																
		CLDO																

**Figure 5. 32-pin QFN Pin Assignment**

HT32F52234/HT32F52244 46 QFN-A																															
AF0 (Default)	AF0 (Default)															AF1															
	VSS_2	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC6	PB6	PB7	PB8	PB9	PB10	PB11	PB12	PB13	PB14													
PA1	1	VDD	PVDD	V <sub>DD</sub> Digital Power Pad												PVDD	32	VDD_2	AF1												
PA2	2	VDD	AP	Analog Power Pad												VDD	31	PB1													
PA3	3	VDD	P15	1.5 V Power Pad												VDD	30	PB0													
PA4	4	VDD	VDD	V <sub>DD</sub> Digital & Analog I/O Pad												VDD	29	PA15													
PA5	5	VDD	VDD	V <sub>DD</sub> 5VT Pad												VDD	28	PA14													
PC4	6	VDD	VDD	V <sub>DD</sub> Domain Pad												VDD	27	SWDIO	PA13												
PC5	7	VDD	VDD													VDD	26	SWCLK	PA12												
PC6	8	VDD	VDD													VDD	25	PA11													
PC7	9	VDD	VDD													VDD	24	PA10													
		PA9_BOOT																													
		PA8																													
		PCO																													
		PB15																													
		XTALIN																													
		PB14																													
		PB13																													
		PB12																													
		PB11																													
		PB10																													
		PB9																													
		nRST																													
		X32KOUT																													
		PB8																													
		VSS_1																													
		CLDO																													

Figure 6. 46-pin QFN Pin Assignment

HT32F52234/HT32F52244 48 LQFP-A															
AF0 (Default)	AF0 (Default)													AF1	
	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC6	PC7	PB0	PA15	PA14	PA13		
PA0	1	VDD									PVDD	36	VSS_2		
PA1	2	VDD	PVDD								PVDD	35	VDD_2		
PA2	3	VDD	AP								VDD	34	PB1		
PA3	4	VDD		AP							VDD	33	PB0		
PA4	5	VDD			P15						VDD	32	PA15		
PA5	6	VDD				VDD					VDD	31	PA14		
PA6	7	VDD					VDD				VDD	30	SWDIO	PA13	
PA7	8	VDD						VDD			VDD	29	SWCLK	PA12	
PC4	9	VDD						VDD			VDD	28	PA11		
PC5	10	VDD							VDD		VDD	27	PA10		
PC6	11	VDD							VDD		VDD	26	PA9_BOOT		
PC7	12	VDD								VDD		VDD	25	PA8	
			P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PC0		
			13	14	15	16	17	18	19	20	21	22	PB15		
													PC1		
													PB14		
													PB13		
													PB12		
													PB11		
													X32KOUT		
													X32KIN		
													PB10		
													CLDO		
													VDD_1		
													VSS_1		
													nRST		
													PB9		

**Figure 7. 48-pin LQFP Pin Assignment**

**Table 3. Pin Assignment**

Packages					Alternate Function Mapping														
					AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14
48 LQFP	46 QFN	32 QFN	24 QFN	System Default	GPIO	ADC	DAC	N/A	SPI	USART /UART	I <sup>2</sup> C	N/A	N/A	N/A	N/A	N/A	SCTM /PWM	N/A	System Other
1	46	1	1	PA0		ADC_IN0			SPI_SCK	USR_RTS	I <sup>2</sup> C1_SCL						SCTM0		VREF
2	1	2	2	PA1		ADC_IN1			SPI_MOSI	USR_CTS	I <sup>2</sup> C1_SDA						SCTM1		
3	2	3	3	PA2		ADC_IN2			SPI_MISO	USR_TX							SCTM0		
4	3	4	4	PA3		ADC_IN3			SPI_SEL	USR_RX							SCTM1		
5	4	5	5	PA4		ADC_IN4			SPI_SCK	USR_TX	I <sup>2</sup> C0_SCL								
6	5	6	6	PA5		ADC_IN5			SPI_MOSI	USR_RX	I <sup>2</sup> C0_SDA								
7				PA6		ADC_IN6			SPI_MISO	USR_RTS									
8				PA7		ADC_IN7			SPI_SEL	USR_CTS									
9	6	7		PC4		ADC_IN8				USR_TX	I <sup>2</sup> C1_SCL						PWM_CH0		
10	7	8		PC5		ADC_IN9				USR_RX	I <sup>2</sup> C1_SDA						PWM_CH1		
11	8			PC6		ADC_IN10				UR_TX	I <sup>2</sup> C0_SCL						PWM_CH2		
12	9			PC7		ADC_IN11				UR_RX	I <sup>2</sup> C0_SDA						PWM_CH3		
13	10	9	7	CLDO															
14	11	10	8	VDD_1															
15	12	11	9 (21)	VSS_1															
16	13	12	10	nRST															
17	14			PB9													SCTM0		
18	15	13		X32KIN	PB10				SPI_SEL	USR_TX	I <sup>2</sup> C2_SCL						SCTM1		
19	16	14		X32KOUT	PB11				SPI_SCK	USR_RX	I <sup>2</sup> C2_SDA						SCTM0		
20	17	15	11	RTCOUT	PB12				SPI_MISO								SCTM1		WAKEUP
21	18	16	12	XTALIN	PB13					UR_TX	I <sup>2</sup> C1_SCL						PWM_CH1		
22	19	17	13	XTALOUT	PB14					UR_RX	I <sup>2</sup> C1_SDA						PWM_CH2		
23	20			PB15					SPI_SEL		I <sup>2</sup> C0_SCL						PWM_CH2		
24	21			PC0					SPI_SCK		I <sup>2</sup> C0_SDA						PWM_CH3		
25	22			PA8						USR_TX							PWM_CH3		
26	23	18	14	PA9_BOOT					SPI_MOSI								PWM_CH0		CKOUT
27	24			PA10					SPI_MOSI	USR_RX							PWM_CH1		
28	25			PA11					SPI_MISO								SCTM1		
29	26	19	15	SWCLK	PA12														
30	27	20	16	SWDIO	PA13														
31	28	21		PA14					SPI_SEL	USR_RTS	I <sup>2</sup> C2_SCL						SCTM0		
32	29	22		PA15					SPI_SCK	USR_CTS	I <sup>2</sup> C2_SDA						SCTM1		

Packages					Alternate Function Mapping														
					AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14
48 LQFP	46 QFN	32 QFN	24 QFN	System Default	GPIO	ADC	DAC	N/A	SPI	USART /UART	I <sup>C</sup>	N/A	N/A	N/A	N/A	N/A	SCTM /PWM	N/A	System Other
33	30	23	17	PB0					SPI_MOSI	USR_TX	I <sup>C</sup> CO_SCL						SCTM0		
34	31	24	18	PB1					SPI_MISO	USR_RX	I <sup>C</sup> CO_SDA						PWM_CH2		
35	32			VDD_2															
36	33	EP <sup>(Note)</sup>	EP <sup>(Note)</sup>	VSS_2															
37	34	25	19	PB2					SPI_SEL	UR_TX	I <sup>C</sup> C2_SCL						PWM_CH0		CKIN
38	35	26	20	PB3					SPI_SCK	UR_RX	I <sup>C</sup> C2_SDA						PWM_CH1		
39	36	27		PB4					SPI_MOSI	UR_TX							PWM_CH2		
40	37	28		PB5					SPI_MISO	UR_RX							SCTM0		
41	38			PC1					SPI_SEL	UR_TX							PWM_CH0		
42	39			PC2					SPI_SCK								PWM_CH1		
43	40			PC3			DAC1_OUT0		SPI_MOSI	UR_RX	I <sup>C</sup> C2_SCL						PWM_CH3		
44	41			PB6			DAC1_OUT1		SPI_MISO		I <sup>C</sup> C2_SDA						SCTM1		
45	42	29	22	PB7			DAC0_OUT0		SPI_MISO	UR_TX	I <sup>C</sup> C1_SCL						PWM_CH3		
46	43	30	23	PB8			DAC0_OUT1		SPI_SEL	UR_RX	I <sup>C</sup> C1_SDA						PWM_CH2		
47	44	31	24	VDDA															
48	45	32	EP <sup>(Note)</sup>	VSSA															

Note: The EP is the exposed pad of the 24/32-pin QFN package.

**Table 4. Pin Description**

48 LQFP	Pin Number				Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description			
	46 QFN	32 QFN	24 QFN						Default Function (AF0)			
1	46	1	1	PA0	AI/O		33V	4/8/12/16 mA	PA0			
2	1	2	2	PA1	AI/O		33V	4/8/12/16 mA	PA1			
3	2	3	3	PA2	AI/O		33V	4/8/12/16 mA	PA2			
4	3	4	4	PA3	AI/O		33V	4/8/12/16 mA	PA3			
5	4	5	5	PA4	AI/O		33V	4/8/12/16 mA	PA4, this pin provides a USART_TX function in the Boot loader mode			
6	5	6	6	PA5	AI/O		33V	4/8/12/16 mA	PA5, this pin provides a USART_RX function in the Boot loader mode			
7				PA6	AI/O		33V	4/8/12/16 mA	PA6			
8				PA7	AI/O		33V	4/8/12/16 mA	PA7			
9	6	7		PC4	AI/O		33V	4/8/12/16 mA	PC4			
10	7	8		PC5	AI/O		33V	4/8/12/16 mA	PC5			
11	8			PC6	AI/O		33V	4/8/12/16 mA	PC6			
12	9			PC7	AI/O		33V	4/8/12/16 mA	PC7			
13	10	9	7	CLDO	P	--	--	--	Core power LDO output It must be connected a 2.2 µF capacitor as close as possible between this pin and VSS_1			
14	11	10	8	VDD_1	P	--	--	--	Voltage for digital I/O			

Pin Number				Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description	
48 LQFP	46 QFN	32 QFN	24 QFN					Default Function (AF0)	
15	12	11	9 (21)	VSS_1	P	--	—	Ground reference for digital I/O	
16	13	12	10	nRST <sup>(3)</sup>	I	33V_PU	—	External reset pin and external wakeup pin in the Power-Down mode	
17	14			PB9 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5VT	4/8/12/16 mA	PB9	
18	15	13		PB10 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	33V	4/8/12/16 mA	X32KIN	
19	16	14		PB11 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	33V	4/8/12/16 mA	X32KOUT	
20	17	15	11	PB12 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5VT	4/8/12/16 mA	RTCOUT	
21	18	16	12	PB13	AI/O	33V	4/8/12/16 mA	XTALIN	
22	19	17	13	PB14	AI/O	33V	4/8/12/16 mA	XTALOUT	
23	20			PB15	I/O	5VT	4/8/12/16 mA	PB15	
24	21			PC0	I/O	5VT	4/8/12/16 mA	PC0	
25	22			PA8	I/O	5VT	4/8/12/16 mA	PA8	
26	23	18	14	PA9	I/O	5VT_PU	4/8/12/16 mA	PA9_BOOT	
27	24			PA10	I/O	5VT	4/8/12/16 mA	PA10	
28	25			PA11	I/O	5VT	4/8/12/16 mA	PA11	
29	26	19	15	PA12	I/O	5VT_PU	4/8/12/16 mA	SWCLK	
30	27	20	16	PA13	I/O	5VT_PU	4/8/12/16 mA	SWDIO	
31	28	21		PA14	I/O	5VT	4/8/12/16 mA	PA14	
32	29	22		PA15	I/O	5VT	4/8/12/16 mA	PA15	
33	30	23	17	PB0	I/O	5VT	4/8/12/16 mA	PB0	
34	31	24	18	PB1	I/O	5VT	4/8/12/16 mA	PB1	
35	32			VDD_2	P	—	—	Voltage for digital I/O	
36	33	EP	EP <sup>(5)</sup>	VSS_2	P	—	—	Ground reference for digital I/O	
37	34	25	19	PB2	I/O	5VT	4/8/12/16 mA	PB2	
38	35	26	20	PB3	I/O	5VT	4/8/12/16 mA	PB3	
39	36	27		PB4	I/O	5VT	4/8/12/16 mA	PB4	
40	37	28		PB5	I/O	5VT	4/8/12/16 mA	PB5	
41	38			PC1	I/O	5VT	4/8/12/16 mA	PC1	
42	39			PC2	I/O	5VT	4/8/12/16 mA	PC2	
43	40			PC3	AI/O	33V	4/8/12/16 mA	PC3	
44	41			PB6	AI/O	33V	4/8/12/16 mA	PB6	
45	42	29	22	PB7	AI/O	33V	4/8/12/16 mA	PB7	
46	43	30	23	PB8	AI/O	33V	4/8/12/16 mA	PB8	
47	44	31	24	VDDA	P	—	—	Analog voltage for ADC	
48	45	32	EP <sup>(5)</sup>	VSSA	P	—	—	Ground reference for the ADC	

Note: 1. I = input, O = output, A = Analog port, P = power supply, V<sub>DD</sub> = V<sub>DD</sub> Power, EP = Exposed pad.

2. 33V = 3.3 V operation I/O type, 5VT = 5 V Tolerance, PU = Pull-up.

3. These pins are located at the V<sub>DD</sub> power domain.

4. In the Boot loader mode, the USART interface can be used for communication.

5. For the 24-pin QFN package, VSS\_2 and VSSA are bonded together and are located at the exposed pad.

## 5 Electrical Characteristics

### Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 5. Absolute Maximum Ratings**

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	External Main Supply Voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
V <sub>DDA</sub>	External Analog Supply Voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 3.6	V
V <sub>IN</sub>	Input Voltage on I/O	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Ambient Operating Temperature Range	-40	105	°C
T <sub>STG</sub>	Storage Temperature Range	-60	150	°C
T <sub>J</sub>	Maximum Junction Temperature	—	125	°C
P <sub>D</sub>	Total Power Dissipation	—	500	mW
V <sub>ESD</sub>	Electrostatic Discharge Voltage – Human Body Mode	-4000	+4000	V

### Recommended DC Operating Conditions

**Table 6. Recommended DC Operating Conditions**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	—	1.65	3.3	3.6	V
V <sub>DDA</sub>	Analog Operating Voltage	—	2.5	3.3	3.6	V

### On-Chip LDO Voltage Regulator Characteristics

**Table 7. LDO Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>LDO</sub>	Internal Regulator Output Voltage	V <sub>DD</sub> ≥ 1.65 V Regulator input @ I <sub>LDO</sub> = 10 mA and voltage variant = ±5 %, After trimming.	1.425	1.5	1.57	V
I <sub>LDO</sub>	Output Current	V <sub>DD</sub> = 1.65 V ~ 3.6 V Regulator input @ V <sub>LDO</sub> = 1.5 V	—	30	35	mA
C <sub>LDO</sub>	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

## On-Chip Ultra-low Power LDO Voltage Regulator Characteristics

Table 8. ULDO Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>ULDO</sub>	Internal Regulator Output Voltage	V <sub>DD</sub> ≥ 1.65 V Regulator input @ I <sub>ULDO</sub> = 2 mA and voltage variant = ±5 %, after trimming	1.425	1.5	1.57	V
I <sub>ULDO</sub>	Output Current	V <sub>DD</sub> = 1.65 V ~ 3.6 V Regulator input @ V <sub>ULDO</sub> = 1.5 V	—	2	5	mA
C <sub>LDO</sub>	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

## Power Consumption

Table 9. Power Consumption Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions			Typ.	Max. @ T <sub>A</sub>		Unit
						25 °C	105 °C	
I <sub>DD</sub>	Operating Current (Run Mode)	f <sub>HCLK</sub> = 60 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = 60 MHz	All peripherals enabled	10.5	11.4	—	mA
		f <sub>HCLK</sub> = 60 MHz	All peripherals disabled	6.0	6.4	—		
		f <sub>HCLK</sub> = 40 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	9.0	9.8	—	
		f <sub>HCLK</sub> = 40 MHz	All peripherals disabled	6.0	6.4	—		
		f <sub>HCLK</sub> = 20 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	4.3	4.6	—	
		f <sub>HCLK</sub> = 20 MHz	All peripherals disabled	2.7	2.9	—		
		f <sub>HCLK</sub> = 8 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = off	All peripherals enabled	1.73	1.85	—	
		f <sub>HCLK</sub> = 8 MHz	All peripherals disabled	1.09	1.17	—		
		f <sub>HCLK</sub> = 32 kHz	V <sub>DD</sub> = 3.3 V LSI = 32 kHz LDO off, ULDO on	All peripherals enabled	10.5	17.3	—	
		f <sub>HCLK</sub> = 32 kHz	All peripherals disabled	8.0	13.7	—		
I <sub>DD</sub>	Operating Current (Sleep Mode)	f <sub>HCLK</sub> = 60 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = 60 MHz	All peripherals enabled	5.9	6.3	—	mA
		f <sub>HCLK</sub> = 60 MHz	All peripherals disabled	0.80	0.89	—		
		f <sub>HCLK</sub> = 40 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	4.1	4.4	—	
		f <sub>HCLK</sub> = 40 MHz	All peripherals disabled	0.66	0.75	—		
		f <sub>HCLK</sub> = 20 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	2.4	2.5	—	
		f <sub>HCLK</sub> = 20 MHz	All peripherals disabled	0.57	0.65	—		
		f <sub>HCLK</sub> = 8 MHz	V <sub>DD</sub> = 3.3 V HSI = 8 MHz PLL = off	All peripherals enabled	0.94	1.01	—	
		f <sub>HCLK</sub> = 8 MHz	All peripherals disabled	0.22	0.24	—		
		f <sub>HCLK</sub> = 32 kHz	V <sub>DD</sub> = 3.3 V LSI = 32 kHz LDO off, ULDO on	All peripherals enabled	7.4	12.8	—	
		f <sub>HCLK</sub> = 32 kHz	All peripherals disabled	4.6	8.4	—		

Symbol	Parameter	Conditions			Typ.	Max. @ T <sub>A</sub>		Unit
						25 °C	105 °C	
I <sub>DD</sub>	Operating Current (Deep-Sleep1 Mode)	—	V <sub>DD</sub> = 3.3 V, HSI/HSE/PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on		4.4	8.2	—	μA
	Operating Current (Deep-Sleep2 Mode)	—	V <sub>DD</sub> = 3.3 V, HSI/HSE/PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on		4.4	8.2	—	μA
	Supply Current (Power-Down Mode)	—	V <sub>DD</sub> = 3.3 V, LDO off, ULDO off, LSE on, RTC on, LSI on		1.37	1.77	—	μA
		—	V <sub>DD</sub> = 3.3 V, LDO off, ULDO off, LSE off, RTC off, LSI on		1.33	1.71	—	μA

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.

2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.

3. RTC means Real-Time clock.

4. Code = while (1) {208 NOP} executed in Flash.

## Reset and Supply Monitor Characteristics

**Table 10. V<sub>DD</sub> Power Reset Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Voltage	T <sub>A</sub> = -40 °C ~ 105 °C	0.6	—	3.6	V
V <sub>POR</sub>	Power On Reset Threshold (Rising Voltage on V <sub>DD</sub> )	T <sub>A</sub> = -40 °C ~ 105 °C	1.40	1.55	1.65	V
V <sub>PDR</sub>	Power Down Reset Threshold (Falling Voltage on V <sub>DD</sub> )	T <sub>A</sub> = -40 °C ~ 105 °C	1.27	1.45	1.57	V
V <sub>PORHYST</sub>	POR Hysteresis	—	—	100	—	mV
t <sub>POR</sub>	Reset Delay Time	V <sub>DD</sub> = 3.3 V	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the V<sub>DD</sub> POR has to be in the de-assertion condition. When the V<sub>DD</sub> POR is in the assertion state then the LDO and ULDO will be turned off.

**Table 11. LVD / BOD Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
V <sub>BOD</sub>	Voltage of Brown Out Detection	After factory-trimmed	V <sub>DD</sub> Falling edge	1.62	1.68	1.74	V
			V <sub>DD</sub> Rising edge	1.68	1.74	1.8	
V <sub>BODHYST</sub>	BOD Hysteresis	V <sub>DD</sub> = 2.0 V	—	—	60	—	mV
V <sub>LVD</sub>	Voltage of Low Voltage Detection	V <sub>DD</sub> Falling edge	LVDS = 000	1.67	1.75	1.83	V
			LVDS = 001	1.87	1.95	2.03	V
			LVDS = 010	2.07	2.15	2.23	V
			LVDS = 011	2.27	2.35	2.43	V
			LVDS = 100	2.47	2.55	2.63	V
			LVDS = 101	2.67	2.75	2.83	V
			LVDS = 110	2.87	2.95	3.03	V
			LVDS = 111	3.07	3.15	3.23	V

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
$V_{LVDHYST}$	LVD Hysteresis	$V_{DD} = 3.3\text{ V}$	—	—	100	—	mV
$t_{SULVD}$	LVD Setup Time	$V_{DD} = 3.3\text{ V}$	—	—	—	5	$\mu\text{s}$
$t_{aLVD}$	LVD Active Delay Time	$V_{DD} = 3.3\text{ V}$	—	—	—	—	ms
$I_{DDLVD}$	Operation Current <sup>(2)</sup>	$V_{DD} = 3.3\text{ V}$	—	—	5	15	$\mu\text{A}$

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register.

## External Clock Characteristics

**Table 12. High Speed External Clock (HSE) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Voltage Range	—	1.65	—	3.6	V
$f_{HSE}$	HSE Frequency	—	4	—	16	MHz
$C_L$	Load Capacitance	$V_{DD} = 3.3\text{ V}, R_{ESR} = 100\ \Omega$ @ 16 MHz	—	—	22	pF
$R_{FHSE}$	Internal Feedback Resistor between XTALIN and XTALOUT Pins	—	—	1	—	$\text{M}\Omega$
$R_{ESR}$	Equivalent Series Resistance	$V_{DD} = 3.3\text{ V}, C_L = 12\ \text{pF}$ @ 16 MHz, HSEGAIN = 00 $V_{DD} = 2.4\text{ V}, C_L = 12\ \text{pF}$ @ 16 MHz, HSEGAIN = 11	—	—	160	$\Omega$
$D_{HSE}$	HSE Oscillator Duty Cycle	—	40	—	60	%
$I_{DDHSE}$	HSE Oscillator Current Consumption	$V_{DD} = 3.3\text{ V}$ @ 16 MHz	—	TBD	—	mA
$I_{PWDHSE}$	HSE Oscillator Power Down Current	$V_{DD} = 3.3\text{ V}$	—	—	0.01	$\mu\text{A}$
$t_{SUHSE}$	HSE Oscillator Startup Time	$V_{DD} = 3.3\text{ V}$	—	—	4	ms

**Table 13. Low Speed External Clock (LSE) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Voltage Range	—	1.65	—	3.6	V
$f_{CK\_LSE}$	LSE Frequency	$V_{DD} = 1.65\text{ V} \sim 3.6\text{ V}$	—	32.768	—	kHz
$R_F$	Internal Feedback Resistor	—	—	10	—	$\text{M}\Omega$
$R_{ESR}$	Equivalent Series Resistance	$V_{DD} = 3.3\text{ V}$	30	—	TBD	k $\Omega$
$C_L$	Recommended Load Capacitances	$V_{DD} = 3.3\text{ V}$	6	—	TBD	pF
$I_{DDLSE}$	Oscillator Supply Current (High Current Mode)	$f_{CK\_LSE} = 32.768\text{ kHz}$ , $R_{ESR} = 50\text{ k}\Omega$ , $C_L \geq 7\ \text{pF}$ $V_{DD} = 1.65\text{ V} \sim 2.7\text{ V}$ $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	—	3.3	6.3	$\mu\text{A}$
	Oscillator Supply Current (Low Current Mode)	$f_{CK\_LSE} = 32.768\text{ kHz}$ , $R_{ESR} = 50\text{ k}\Omega$ , $C_L < 7\ \text{pF}$ $V_{DD} = 1.65\text{ V} \sim 3.6\text{ V}$ $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	—	1.8	3.3	$\mu\text{A}$
	Power Down Current	—	—	—	0.01	$\mu\text{A}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{SULSE}$	LSE Oscillator Startup Time (Low Current Mode)	$f_{CK\_LSE} = 32.768 \text{ kHz}$ , $V_{DD} = 1.65 \text{ V} \sim 3.6 \text{ V}$	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout.

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace length as short as possible to reduce any parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep any high frequency signal lines away from the crystal area to prevent the crosstalk adverse effects.

## Internal Clock Characteristics

**Table 14. High Speed Internal Clock (HSI) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Voltage Range	—	1.65	—	3.6	V
$f_{HSI}$	HSI Frequency	$V_{DD} = 3.3 \text{ V} @ 25^\circ\text{C}$	—	8	—	MHz
$ACC_{HSI}$	Factory Calibrated HSI Oscillator Frequency Accuracy	$V_{DD} = 3.3 \text{ V}, T_A = 25^\circ\text{C}$	-1	—	1	%
		$V_{DD} = 1.65 \text{ V} \sim 3.6 \text{ V}, T_A = -20^\circ\text{C} \sim 60^\circ\text{C}$	-1.5	—	2	%
		$V_{DD} = 1.65 \text{ V} \sim 3.6 \text{ V}, T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	-3	—	3	%
Duty	HSI Oscillator Duty Cycle	$f_{HSI} = 8 \text{ MHz}$	35	—	65	%
$I_{DDHSI}$	HSI Oscillator Operating Current	$f_{HSI} = 8 \text{ MHz}$	—	300	500	$\mu\text{A}$
	HSI Oscillator Power Down Current		—	—	0.05	$\mu\text{A}$
$t_{SUHSI}$	HSI Oscillator Startup Time	$f_{HSI} = 8 \text{ MHz}$	—	—	10	$\mu\text{s}$

Note: Data based on characterization results only, not tested in production.

**Table 15. Low Speed Internal Clock (LSI) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{LSI}$	LSI Frequency	$V_{DD} = 3.3 \text{ V}, T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	21	32	43	kHz
$ACC_{LSI}$	LSI Frequency Accuracy	After factory-trimmed, $V_{DD} = 3.3 \text{ V}$	-10	—	+10	%
$I_{DDLSI}$	LSI Oscillator Operating Current	$V_{DD} = 3.3 \text{ V}$	—	0.4	0.8	$\mu\text{A}$
$t_{SULSI}$	LSI Oscillator Startup Time	$V_{DD} = 3.3 \text{ V}$	—	—	100	$\mu\text{s}$

## System PLL Characteristics

**Table 16. System PLL Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{PLLIN}$	System PLL Input Clock	—	4	—	16	MHz
$f_{CK\_PLL}$	System PLL Output Clock	—	16	—	60	MHz
$t_{LOCK}$	System PLL Lock Time	—	—	200	—	$\mu\text{s}$

## Memory Characteristics

**Table 17. Flash Memory Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$N_{ENDU}$	Number of Guaranteed Program/Erase Cycles before Failure (Endurance)	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	20	—	—	K cycles
$t_{RET}$	Data Retention Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	10	—	—	Years
$t_{PROG}$	Word Programming Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	20	—	—	$\mu\text{s}$
$t_{ERASE}$	Page Erase Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	2	—	—	ms
$t_{MERASE}$	Mass Erase Time	$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$	10	—	—	ms

## I/O Port Characteristics

**Table 18. I/O Port Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
$I_{IL}$	Low Level Input Current	3.3 V I/O	$V_I = V_{SS}$ , On-chip pull-up resister disabled	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$I_{IH}$	High Level Input Current	3.3 V I/O	$V_I = V_{DD}$ , On-chip pull-down resister disabled	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$V_{IL}$	Low Level Input Voltage	3.3 V I/O		- 0.5	—	$V_{DD} \times 0.35$	V
		Reset pin		- 0.5	—	$V_{DD} \times 0.35$	V
$V_{IH}$	High Level Input Voltage	3.3 V I/O		$V_{DD} \times 0.65$	—	$V_{DD} + 0.5$	V
		Reset pin		$V_{DD} \times 0.65$	—	$V_{DD} + 0.5$	V
$V_{HYS}$	Schmitt Trigger Input Voltage Hysteresis	3.3 V I/O		—	$0.12 \times V_{DD}$	—	mV
		Reset pin		—	$0.12 \times V_{DD}$	—	mV
$I_{OL}$	Low Level Output Current (GPIO Sink Current)	3.3 V I/O 4 mA drive, $V_{OL} = 0.4\text{ V}$		4	—	—	mA
		3.3 V I/O 8 mA drive, $V_{OL} = 0.4\text{ V}$		8	—	—	mA
		3.3 V I/O 12 mA drive, $V_{OL} = 0.4\text{ V}$		12	—	—	mA
		3.3 V I/O 16 mA drive, $V_{OL} = 0.4\text{ V}$		16	—	—	mA
$I_{OH}$	High Level Output Current (GPIO Source Current)	3.3 V I/O 4 mA drive, $V_{OH} = V_{DD} - 0.4\text{ V}$		4	—	—	mA
		3.3 V I/O 8 mA drive, $V_{OH} = V_{DD} - 0.4\text{ V}$		8	—	—	mA
		3.3 V I/O 12 mA drive, $V_{OH} = V_{DD} - 0.4\text{ V}$		12	—	—	mA
		3.3 V I/O 16 mA drive, $V_{OH} = V_{DD} - 0.4\text{ V}$		16	—	—	mA
$V_{OL}$	Low Level Output Voltage	3.3 V 4 mA drive I/O, $I_{OL} = 4\text{ mA}$		—	—	0.4	V
		3.3 V 8 mA drive I/O, $I_{OL} = 8\text{ mA}$		—	—	0.4	V
		3.3 V 12 mA drive I/O, $I_{OL} = 12\text{ mA}$		—	—	0.4	V
		3.3 V 16 mA drive I/O, $I_{OL} = 16\text{ mA}$		—	—	0.4	V

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>OH</sub>	High Level Output Voltage	3.3 V 4 mA drive I/O, I <sub>OH</sub> = 4 mA	V <sub>DD</sub> - 0.4	—	—	V
		3.3 V 8 mA drive I/O, I <sub>OH</sub> = 8 mA	V <sub>DD</sub> - 0.4	—	—	V
		3.3 V 12 mA drive I/O, I <sub>OL</sub> = 12 mA	V <sub>DD</sub> - 0.4	—	—	V
		3.3 V 16 mA drive I/O, I <sub>OL</sub> = 16 mA	V <sub>DD</sub> - 0.4	—	—	V
R <sub>PUP</sub>	Internal Pull-up Resistor	3.3 V I/O @ 3.3 V	40	60	80	kΩ
R <sub>PDN</sub>	Internal Pull-down Resistor	3.3 V I/O @ 3.3 V	40	60	80	kΩ

## ADC Characteristics


Table 19. ADC Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DDA</sub>	A/D Converter Operating Voltage	—	2.5	3.3	3.6	V
V <sub>ADCIN</sub>	A/D Converter Input Voltage Range	—	0	—	V <sub>REF+</sub>	V
V <sub>REF+</sub>	A/D Converter Reference Voltage	—	—	V <sub>DDA</sub>	V <sub>DDA</sub>	V
I <sub>ADC</sub>	A/D Converter Current Consumption	V <sub>DDA</sub> = 3.3 V	—	0.9	1	mA
I <sub>ADC_DN</sub>	A/D Converter Power Down Current Consumption	V <sub>DDA</sub> = 3.3 V	—	—	0.1	μA
f <sub>ADC</sub>	A/D Converter Clock Frequency	—	0.7	—	16	MHz
f <sub>s</sub>	Sampling Rate	—	0.05	—	1	MspS
t <sub>DL</sub>	Data Latency	—	—	12.5	—	1/f <sub>ADC</sub> Cycles
t <sub>S&amp;H</sub>	Sampling & Hold Time	—	—	3.5	—	1/f <sub>ADC</sub> Cycles
t <sub>ADCCONV</sub>	A/D Converter Conversion Time	ADST[7:0] = 2	—	16	—	1/f <sub>ADC</sub> Cycles
R <sub>i</sub>	Input Sampling Switch Resistance	—	—	—	1	kΩ
C <sub>i</sub>	Input Sampling Capacitance	No pin/pad capacitance included	—	4	—	pF
t <sub>su</sub>	Startup Time	—	—	—	1	μs
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity Error	f <sub>s</sub> = 750 Ksps, V <sub>DDA</sub> = 3.3 V	—	±2	±5	LSB
DNL	Differential Non-linearity Error	f <sub>s</sub> = 750 Ksps, V <sub>DDA</sub> = 3.3 V	—	±1	—	LSB
E <sub>o</sub>	Offset Error	—	—	—	±10	LSB
E <sub>G</sub>	Gain Error	—	—	—	±10	LSB

Note: 1. Data based on characterization results only, not tested in production.

- The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C<sub>i</sub> is the storage capacitor, R<sub>i</sub> is the resistance of the sampling switch and R<sub>s</sub> is the output impedance of the signal source V<sub>s</sub>. Normally the sampling phase duration is approximately, 3.5/f<sub>ADC</sub>. The capacitance, C<sub>i</sub>, must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V<sub>s</sub> for accuracy. To guarantee this, R<sub>s</sub> is not allowed to have an arbitrarily large value.



**Figure 8. ADC Sampling Network Model**

The worst case occurs when the extremities of the input range (0 V and  $V_{REF}$ ) are sampled consecutively. In this situation a sampling error below 1/4 LSB is ensured by using the following equation:

$$R_s < \frac{3.5}{f_{ADC} C_i \ln(2^{N+2})} - R_i$$

Where  $f_{ADC}$  is the ADC clock frequency and  $N$  is the ADC resolution ( $N = 12$  in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases,  $R_s$  may be larger than the value indicated by the equation above.

## Internal Reference Voltage Characteristics

**Table 20. Internal Reference Voltage Characteristics**

$V_{DDA} = 1.8 \text{ V} \sim 3.6 \text{ V}$ ,  $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions			Min.	Typ.	Max.	Unit
$V_{DDA}$	Operating Voltage	—			1.8	—	3.6	V
$V_{REF}$	Internal Reference Voltage after Factory Trimming at 25 °C Temperature	$V_{DDA} \geq 1.8 \text{ V}$	$VREFSEL[1:0] = 00$	0.776	0.8	0.824	V	
		$V_{DDA} \geq 2.3 \text{ V}$	$VREFSEL[1:0] = 01$	1.96	2.0	2.04		
		$V_{DDA} \geq 2.8 \text{ V}$	$VREFSEL[1:0] = 10$	2.45	2.5	2.55		
		$V_{DDA} \geq 3.0 \text{ V}$	$VREFSEL[1:0] = 11$	2.65	2.7	2.75		
$ACC_{VREF}$	Reference Voltage Accuracy after Trimming	—			-3	—	+3	%
$t_{STABLE}$	Reference Voltage Stable Time	—			—	—	100	ms
$t_{SREFV}$	ADC Sampling Time when Reading Reference Voltage	—			10	—	—	μs
$I_{DD}$	Operating Current	—			—	50	70	μA
$I_{DDPWD}$	Reference Voltage Power Down Current	—			—	—	0.01	μA

## V<sub>DDA</sub> Monitor Characteristics

**Table 21. V<sub>DDA</sub> Monitor Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
R	Resistor Bridge for V <sub>DDA</sub>	—	—	50	—	kΩ
Q	Ratio on V <sub>DDA</sub> Measurement	—	—	2	—	—
E <sub>R</sub>	Error on Ratio	—	-1	—	+1	%
t <sub>SVDDA</sub>	ADC Sampling Time when Reading the V <sub>DDA</sub>	—	5	—	—	μs

Note: Data based on characterization results only, not tested in production.

## DAC Characteristics

**Table 22. DAC Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DDA</sub>	Analog Supply Voltage	T <sub>A</sub> = -40 °C ~ 105 °C	2.5	—	3.6	V
V <sub>DD15</sub>	Digital Supply Voltage	T <sub>A</sub> = -40 °C ~ 105 °C	1.35	1.5	1.65	V
V <sub>DACREF</sub>	Reference Supply Voltage	V <sub>REF</sub> must always be below V <sub>DDA</sub>	2	—	V <sub>DDA</sub>	V
V <sub>SSA</sub>	Ground	—	0	—	0	V
R <sub>L</sub>	Resistive Load With Buffer	—	50	—	—	kΩ
C <sub>L</sub>	Capacitive Load	—	—	—	50	pF
DACOUT <sub>MIN</sub>	Lowest DACOUT Voltage with Buffer	—	0.2	—	—	V
DACOUT <sub>MAX</sub>	Highest DACOUT Voltage with Buffer	V <sub>DACREF</sub> = V <sub>DDA</sub>	—	—	V <sub>DACREF</sub> - 0.2	V
		V <sub>DACREF</sub> = V <sub>REF</sub>	—	—	V <sub>DACREF</sub>	V
I <sub>DD</sub>	DAC DC Current Consumption in Quiescent Mode (in V <sub>DDA</sub> + V <sub>REF</sub> )	With no load, highest code (0xFFFF) on the input @ V <sub>DDA</sub> = 3.6 V	—	—	1	mA
I <sub>DDPWD</sub>	DAC DC Current Consumption in Power Down Mode (in V <sub>DDA</sub> + V <sub>REF</sub> )	With no load	—	—	1	nA
DNL	Differential Non-linearity (Difference between two consecutive code – 1 LSB)	DAC in 10-bit configuration (B1 = B0 = 0 always)	—	—	±1	LSB
INL	Integral Non-linearity (Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	DAC in 10-bit configuration (B1 = B0 = 0 always)	—	—	±2	LSB
E <sub>O</sub>	Offset Error (Difference between measured value at Code (0x800) and the ideal value = V <sub>REF</sub> / 2)	DAC in 10-bit configuration (B1 = B0 = 0 always) @ V <sub>REF</sub> = 3.6V	—	±10	—	mV
E <sub>G</sub>	Gain Error	—	—	±0.5	—	%
t <sub>SETTLE</sub>	Settling Time (full scale: for an 10-bit input code transition between the lowest and the highest input codes when DACOUT reaches final value ±1 LSB)	C <sub>LOAD</sub> ≤ 50 pF, R <sub>LOAD</sub> ≥ 50 kΩ	—	—	5	μs

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SR <sub>DAC</sub>	Max frequency for a correct DACOUT change when small variation in the input code (from code i to i + 1 LSB)	C <sub>LOAD</sub> ≤ 50 pF, R <sub>LOAD</sub> ≥ 50 kΩ	—	TBD	—	MS/s
f <sub>DAC</sub>	DAC Clock Frequency	—	—	TBD	—	MHz

Note: Data based on characterization results only, not tested in production.

## PWM / SCTM Characteristics

**Table 23. PWM / SCTM Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f <sub>TM</sub>	Timer Clock Source for PWM, SCTM	—	—	—	f <sub>PCLK</sub>	MHz
t <sub>RES</sub>	Timer Resolution Time	—	1	—	—	1/f <sub>TM</sub>
f <sub>EXT</sub>	External Signal Frequency on Channel 0 ~ 3	—	—	—	1/2	f <sub>TM</sub>
RES	Timer Resolution	—	—	—	16	bits


## I<sup>2</sup>C Characteristics

**Table 24. I<sup>2</sup>C Characteristics**

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>SCL</sub>	SCL Clock Frequency	—	100	—	400	—	1000	kHz
t <sub>SCL(H)</sub>	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
t <sub>SCL(L)</sub>	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t <sub>FALL</sub>	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t <sub>RISE</sub>	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
t <sub>SU(SDA)</sub>	SDA Data Setup Time	500	—	125	—	50	—	ns
t <sub>H(SDA)</sub>	SDA Data Hold Time <sup>(5)</sup>	0	—	0	—	0	—	ns
	SDA Data Hold Time <sup>(6)</sup>	—	1.6	—	0.475	—	0.25	μs
t <sub>VD(SDA)</sub>	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	μs
t <sub>SU(STA)</sub>	START Condition Setup Time	500	—	125	—	50	—	ns
t <sub>H(STA)</sub>	START Condition Hold Time	0	—	0	—	0	—	ns
t <sub>SU(STO)</sub>	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Data based on design, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 20 MHz.
5. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00.
6. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00.



**Figure 9. I<sup>2</sup>C Timing Diagram**

## SPI Characteristics

**Table 25. SPI Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>SPI Master Mode</b>						
$f_{SCK}$	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
<b>SPI Slave Mode</b>						
$f_{SCK}$	SPI Slave Input SCK Clock Frequency	Slave mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 \times t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 \times t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 \times t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1.  $f_{SCK}$  is SPI output/input clock frequency and  $t_{SCK} = 1 / f_{SCK}$ .

2.  $f_{PCLK}$  is SPI peripheral clock frequency and  $t_{PCLK} = 1 / f_{PCLK}$ .




Figure 10. SPI Timing Diagram – SPI Master Mode




Figure 11. SPI Timing Diagram – SPI Slave Mode with CPHA = 1


## 6 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


## SAW Type 24-pin QFN (3 mm × 3 mm × 0.55 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.020	0.022	0.024
A1	0.000	0.001	0.002
A3		0.006 REF	
b	0.006	0.008	0.010
b1	0.014	0.016	0.018
D		0.118 BSC	
E		0.118 BSC	
e		0.016 BSC	
e1		0.020 BSC	
D2	0.073	—	0.077
E2	0.073	—	0.077
L	0.006	0.010	0.014
L1	0.008	0.010	0.012
K	0.008	—	—
T	0.000	0.002	0.004

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3		0.15 REF	
b	0.15	0.20	0.25
b1	0.35	0.40	0.45
D		3.00 BSC	
E		3.00 BSC	
e		0.40 BSC	
e1		0.50 BSC	
D2	1.85	—	1.95
E2	1.85	—	1.95
L	0.15	0.25	0.35
L1	0.20	0.25	0.30
K	0.20	—	—
T	0.00	0.05	0.10


## SAW Type 32-pin QFN (4 mm × 4 mm × 0.75 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3		0.008 REF	
b	0.006	0.008	0.010
D		0.157 BSC	
E		0.157 BSC	
e		0.016 BSC	
D2	0.100	—	0.108
E2	0.100	—	0.108
L	0.010	—	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3		0.203 REF	
b	0.15	0.20	0.25
D		4.00 BSC	
E		4.00 BSC	
e		0.40 BSC	
D2	2.55	—	2.75
E2	2.55	—	2.75
L	0.25	—	0.45
K	0.20	—	—


## SAW Type 46-pin QFN (6.5 mm × 4.5 mm × 0.75 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3		0.008 REF	
b	0.006	0.008	0.010
D		0.256 BSC	
E		0.177 BSC	
e		0.016 BSC	
D2	0.197	—	0.205
E2	0.118	—	0.126
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3		0.203 REF	
b	0.15	0.20	0.25
D		6.50 BSC	
E		4.50 BSC	
e		0.40 BSC	
D2	5.00	—	5.20
E2	3.00	—	3.20
L	0.35	0.40	0.45
K	0.20	—	—

## 48-pin LQFP (7 mm × 7 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.354 BSC	
B		0.276 BSC	
C		0.354 BSC	
D		0.276 BSC	
E		0.020 BSC	
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
$\alpha$	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		9.00 BSC	
B		7.00 BSC	
C		9.00 BSC	
D		7.00 BSC	
E		0.50 BSC	
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
$\alpha$	0°	—	7°

Copyright© 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.