

Power Inverter Flash MCU

HT45F7550

Revision: V1.00 Date: April 23, 2025

www.holtek.com



Table of Contents

Features	7
CPU Features	7
Peripheral Features	7
General Description	8
Block Diagram	9
Pin Assignment	10
Pin Descriptions	10
Absolute Maximum Ratings	13
D.C. Electrical Characteristics	
Operating Voltage Characteristics	13
Operating Current Characteristics	13
Standby Current Characteristics	
A.C. Characteristics	14
High Speed Internal Oscillator – HIRC – Frequency Accuracy	14
Low Speed Internal Oscillator Characteristics – LIRC – Frequency Accuracy	14
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	15
Memory Characteristics	16
LVR Electrical Characteristics	16
A/D Converter Electrical Characteristics	17
Internal Reference Voltage Electrical Characteristics	18
OCP Electrical Characteristics	
OUVP Electrical Characteristics	19
IOVP Electrical Characteristics	
AC Zero-cross Detector Electrical Characteristics	
Delay Lock Loop Characteristics	
Power-on Reset Characteristics	
System Architecture	
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	
Flash Program Memory	25
Structure	25
Special Vectors	25
Look-up Table	25
Table Program Example	
In Circuit Programming – ICP	27



On-Chip Debug Support – OCDS	28
In Application Programming – IAP	28
Data Memory	44
Structure	44
Data Memory Addressing	45
General Purpose Data Memory	45
Special Purpose Data Memory	45
Special Function Register Description	47
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H	
Accumulator – ACC	48
Program Counter Low Byte Register – PCL	49
Look-up Table Registers – TBLP, TBHP, TBLH	49
Option Memory Mapping Register – ORMC	49
Status Register – STATUS	50
EEPROM Data Memory	51
EEPROM Data Memory Structure	
EEPROM Registers	
Read Operation from the EEPROM	54
Page Erase Operation to the EEPROM	54
Write Operation to the EEPROM	55
Write Protection	56
EEPROM Interrupt	57
Programming Considerations	57
Oscillators	60
Oscillator Overview	60
System Clock Configurations	60
External Crystal/Ceramic Oscillator – HXT	61
Internal High Speed RC Oscillator – HIRC	61
Internal 32kHz Oscillator – LIRC	61
Operating Modes and System Clocks	62
System Clocks	62
System Operation Modes	63
Control Registers	64
Operating Mode Switching	66
Standby Current Considerations	69
Wake-up	69
Watchdog Timer	70
Watchdog Timer Clock Source	70
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions	



Input/Output Ports	79
Pull-high Resistors	79
Port A Wake-up	80
I/O Port Control Registers	80
Pin-shared Functions	81
I/O Pin Structures	85
READ PORT Function	85
Programming Considerations	87
Timer Modules – TM	87
Introduction	87
TM Operation	88
TM Clock Source	88
TM Interrupts	88
TM External Pins	88
Programming Considerations	89
Compact Type TM – CTM	90
Compact Type TM Operation	90
Compact Type TM Register Description	
Compact Type TM Operation Modes	
Standard Type TM – STM	101
Standard Type TM Operation	101
Standard Type TM Register Description	101
Standard Type TM Operation Modes	106
Analog to Digital Converter	116
A/D Converter Overview	116
A/D Converter Register Description	117
A/D Converter Reference Voltage	120
A/D Converter Input Signals	121
A/D Converter Operation	122
Conversion Rate and Timing Diagram	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Conversion Function	
A/D Conversion Programming Examples	
Over Current Protection – OCP0 & OCP1	127
Over Current Protection Operation	127
Over Current Protection Registers	128
Input Voltage Range	
Input Offset Calibration	
Over/Under Voltage Protection – OUVP	132
Over Voltage Protection Operation	
Under Voltage Protection Operation	
Over/Under Voltage Protection Registers	
Comparator Input Offset Calibration	136



Independent Over Voltage Protection – IOVP	137
AC Zero-cross Detector	137
AC Zero-cross Detector Registers	138
Sine Wave PWM Generator	139
Sine Wave PWM Generator Registers	139
Sine Wave Table Read	
PWM Generator	147
H.R PWM Control	148
PWM Counter	149
Dead-Time Control	149
Sine Wave PWM Output Control	151
Protection Trigger	154
UART Interface	156
UART External Pins	157
UART Single Wire Mode	157
UART Data Transfer Scheme	158
UART Status and Control Registers	158
Baud Rate Generator	165
UART Setup and Control	167
UART Transmitter	168
UART Receiver	170
Managing Receiver Errors	171
UART Interrupt Structure	172
UART Power Down and Wake-up	174
Cyclic Redundancy Check – CRC	174
CRC Registers	174
CRC Operation	175
16-bit Multiplication Division Unit - MDU	177
MDU Registers	177
MDU Operation	178
Interrupts	180
Interrupt Registers	181
Interrupt Operation	186
Independent Over Voltage Protection Interrupt	186
External Interrupt	187
AC Zero-cross Detector Interrupt	187
SPWM Counter Interrupt	187
SPWM Phase Interrupt	188
Over Current Protection Interrupts	188
Over Voltage Protection Interrupt	188
Under Voltage Protection Interrupt	188
A/D Converter Interrupt	188
UART Interrupt	189
EEPROM Interrupt	189



Time Base Interrupts	189
Multi-function Interrupts	191
TM Interrupts	191
Interrupt Wake-up Function	191
Programming Considerations	192
Configuration Options	192
Application Circuits	
Instruction Set	194
Introduction	194
Instruction Timing	194
Moving and Transferring Data	194
Arithmetic Operations	194
Logical and Rotate Operation	195
Branches and Control Transfer	195
Bit Operations	195
Table Read Operations	195
Other Operations	195
Instruction Set Summary	196
Table Conventions	196
Extended Instruction Set	198
Instruction Definition	200
Extended Instruction Definition	210
Package Information	219
24-pin SSOP (150mil) Outline Dimensions	
28-pin SSOP (150mil) Outline Dimensions	



Features

CPU Features

- · Operating voltage
 - $f_{SYS}=20MHz: V_{DD}=4.5V\sim5.5V$
- Up to $0.2\mu s$ instruction cycle with 20MHz system clock at $V_{DD}=5V$
- Power down and wake-up functions to reduce power consumption
- · Oscillator types
 - External High Speed Crystal HXT
 - Internal High Speed 20MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- · Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- · Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 8K×16
- Data Memory: 512×8
- True EEPROM Memory: 512×8
- In Application Programming function IAP
- On-Chip Debug Support function OCDS
- · Watchdog Timer function
- Up to 22 bidirectional I/O lines
- Single external interrupt line shared with I/O pin
- Multiple Timer Modules for time measurement, input capture, compare match output, PWM output or single pulse output function
- Dual Time Base functions for generation of fixed time interrupt signals
- One UART Interface for Fully-duplex / Half-duplex asynchronous communication
- 7 external channel 12-bit resolution A/D converter with internal reference voltage V_{VR}
- Two Over Current Protection functions OCP0 & OCP1
- One Over/Under Voltage Protection function OUVP
- One Independent Over Volage Protection function IOVP
- · AC zero-cross detector function
- · Sine Wave PWM Generator with Delay Lock Loop and Dead Time functions
- Integrated 16-bit Multiplier/Divider Unit MDU
- Integrated 16-bit Cyclic Redundancy Check function CRC
- · Low voltage reset function
- Package types: 24/28-pin SSOP



General Description

The device is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller designed for sine wave inverter applications.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog feature includes a multi-channel 12-bit A/D converter, an Over Current Protection function, an Over/Under Voltage Protection function, an Independent Over Voltage Protection function and an AC zero-cross detector. With regard to internal timers, the device includes multiple and extremely flexible Timer Modules providing functions for timing, pulse generation and PWM output operations. Communication with the outside world is catered for by including a fully integrated UART interface, which provides designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.


A full choice of external high, internal high and low speed oscillators are provided including fully integrated system oscillators which require no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The device includes a sine wave PWM generator with Delay Lock Loop and Dead Time functions. The transitions of the complementary output pairs, generated by the sine wave PWM generator, will result in a different current direction passing through the external MOSFETs to generate the sine wave signal. The inclusion of flexible I/O programming features, 16-bit MDU, 16-bit CRC, Time Base functions and many other features further enhance device functionality and flexibility. The device will find excellent use in a huge range of sine wave inverter applications.

Rev. 1.00 8 April 23, 2025




Block Diagram





Pin Assignment



Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.

2. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

Pin Descriptions

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/ICPDA/OCDSDA	ICPDA	_	ST	CMOS	ICP data/address
	OCDSDA	_	ST	CMOS	OCDS data/address pin

Rev. 1.00 10 April 23, 2025



Pin Name	Function	ОРТ	I/T	О/Т	Description
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA1/INT/AN0/VREF	INT	PAS0 INTC0 INTEG	ST	_	External interrupt input
	AN0	PAS0	AN	_	A/D converter external input channel 0
	VREF	PAS0	AN	_	External reference input for A/D converter, OCP0/1 DAC and OUVP DAC
PA2/OCP0COUT/	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
ICPCK/OCDSCK	OCP0COUT	PAS0	_	CMOS	OCP0 comparator output
	ICPCK	_	ST	_	ICP clock
	OCDSCK	_	ST	_	OCDS clock pin
PA3/OCP0I/AN1	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	OCP0I	PAS0	AN	_	OCP0 input
	AN1	PAS0	AN	_	A/D converter external input channel 1
PA4/AC-	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	AC-	PAS1	AN	_	AC zero-cross detect input (-)
PA5/AC+	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	AC+	PAS1	AN	_	AC zero-cross detect input (+)
PA6/OUVPI/AN4	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	OUVPI	PAS1	AN	_	OUVP input
	AN4	PAS1	AN	_	A/D converter external input channel 4
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/STPB/VREFI/AN5	STPB	PAS1	_	CMOS	STM inverted output
	VREFI	PAS1	AN	_	A/D converter PGA input
	AN5	PAS1	AN	_	A/D converter external input channel 5
PB0/AN6	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	AN6	PBS0	AN	_	A/D converter external input channel 6
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PB1/RX/TX	RX/TX	PBS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input/ output in single wire mode communication
PB2/TX	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	TX	PBS0		CMOS	UART serial data output
PB3/STCK	PB3	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
I DO/OTOR	STCK	_	ST		STM clock input



Pin Name	Function	ОРТ	I/T	O/T	Description
DD 4/OTDI	PB4	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB4/STPI	STPI	IFS	ST	_	STM capture input
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB5/STP/OCP1COUT	STP	PBS1	_	CMOS	STM output
	OCP1COUT	PBS1	_	CMOS	OCP1 comparator output
DDG/CTCVO/CTD4	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB6/CTCK0/CTP1	CTCK0	PBS1	ST	_	CTM0 clock input
	CTP1	PBS1	_	CMOS	CTM1 output
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB7/CTCK1/CTP0	CTCK1	PBS1	ST	_	CTM1 clock input
	CTP0	PBS1	_	CMOS	CTM0 output
	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PC0/BBO/AUO	BBO	PCS0	_	CMOS	Sine wave PWM output
	AUO	PCS0	_	CMOS	Sine wave PWM output
	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PC1/BUO/ABO	BUO	PCS0	_	CMOS	Sine wave PWM output
	ABO	PCS0	_	CMOS	Sine wave PWM output
PC2/OSC2	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	OSC2	PCS0	_	AN	HXT oscillator output
PC3/OSC1	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	OSC1	PCS0	AN	_	HXT oscillator input
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC4/OVPO/CTP0B/AN2	OVPO	PCS1	_	CMOS	OVP comparator output
	CTP0B	PCS1	_	CMOS	CTM0 inverted output
	AN2	PCS1	AN		A/D converter external input channel 2
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC5/UVPO/CTP1B/AN3	UVPO	PCS1	_	CMOS	UVP comparator output
	CTP1B	PCS1	_	CMOS	CTM1 inverted output
	AN3	PCS1	AN	_	A/D converter external input channel 3
IOVPI	IOVPI	_	ST	_	Independent OVP input
IOVPOUT	IOVPOUT	_	_	CMOS	Independent OVP comparator output
AUO	AUO	_	_	CMOS	Sine wave PWM output
ABO	ABO	_		CMOS	Sine wave PWM output
VDD/AVDD	VDD		PWR	_	Digital positive power supply
	AVDD		PWR	_	Analog positive power supply
VSS/AVSS	VSS	_	PWR	_	Digital negative power supply, ground
	AVSS		PWR		Analog negative power supply, ground

Legend: I/T: Input type;

tion:

OPT: Optional by register selection;

PWR: Power; CMOS: CMOS output; O/T: Output type;

ST: Schmitt Trigger input; AN: Analog signal.



Absolute Maximum Ratings

Supply Voltage	V _{SS} -0.3V to 6.0V
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C
I _{OH} Total	-80mA
I _{OL} Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to this device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Electrical Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Operating Voltage – HXT	f _{SYS} =20MHz	4.5	_	5.5	V
V _{DD}	Operating Voltage – HIRC	f _{SYS} =f _{HIRC} /4=5MHz	4.5	_	5.5	V
		f _{SYS} =20MHz	4.5	_	5.5	V
	Operating Voltage – LIRC	f _{SYS} =32kHz	4.5	_	5.5	V

Operating Current Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol		V _{DD}	Conditions	IVIIII.			
	SLOW Mode – LIRC	5V	f _{SYS} =32kHz	_	310	550	μΑ
	FAST Mode – HIRC	5V	f _{SYS} =f _{HIRC} /4=5MHz	_	4.3	7.5	mA
I _{DD}	FAST Wode – HIRC	5V	f _{SYS} =20MHz	_	4.3	7.5	mA
	FAST Mode – HXT	5V	f _{SYS} =20MHz	_	5.3	8.0	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.00 13 April 23, 2025



Standby Current Characteristics

Ta=25°C, unless otherwise specified

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Max. @85°C	Unit
Syllibol		V _{DD}	Conditions	IVIIII.				
	SLEEP Mode	5V	WDT off	_	280	500	500	μΑ
	SLEEP Wode	5V	WDT on	_	280	500	500	μΑ
I _{STB}	IDLE0 Mode – LIRC	5V	f _{SUB} on	_	280	500	500	μΑ
	IDLE1 Mode – HIRC	5V	f _{SUB} on, f _{SYS} =20MHz	_	3.3	6.5	7.7	mA
	IDLE1 Mode – HXT	5V	f _{SUB} on, f _{SYS} =20MHz	_	2.3	3.5	4.1	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction executed thus stopping all instruction execution.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

High Speed Internal Oscillator - HIRC - Frequency Accuracy


During the program writing operation the writer will trim the HIRC oscillator with a $\pm 0.03\%$ accuracy for user-selected voltage of 5V.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Temp.	IVIIII.	Typ.	IVIAX.	Offic
£	HIRC Frequency (System Frequency)	5V	-10°C~50°C	-1.0%	20	+1.0%	MHz
IHIRC		οv	-40°C~85°C	-2.0%	20	+2.0%	IVI□∠
tstart	HIRC Start Up Time	_	-40°C~85°C	_	_	1000	μs

Low Speed Internal Oscillator Characteristics - LIRC - Frequency Accuracy

Symbol	Parameter	Test Conditions		Min.	Trees	May	Unit
	Parameter	V _{DD}	Temp.	IVIII.	Тур.	Max.	Unit
£	LIDC Fraguency	457.557	25°C	-10%	32	+10%	ld la
TLIRC	LIRC Frequency 4.	4.5V~5.5V	-40°C~85°C	-50%	32	+60%	kHz
t _{START}	LIRC Start Up Time	_	-40°C~85°C	_	_	500	μs

Operating Frequency Characteristic Curves



Rev. 1.00 14 April 23, 2025



System Start Up Time Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Tun	May	Unit
Symbol	Farameter	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Unit
	0 1 01 1 T		f _{SYS} =f _H ~f _H /64, f _H =f _{HXT}	_	128	_	t _{HXT}
	System Start-up Time (Wake-up from Condition where f _{SYS} is Off)	_	$f_{SYS}=f_H\sim f_H/64$, $f_H=f_{HIRC}$	_	128	_	t _{HIRC}
	(Make up hem condition miero isis io on)		f _{SYS} =f _{SUB} =f _{LIRC}	_	2		t _{LIRC}
t _{SST}	System Start-up Time		f _{SYS} =f _H ~f _H /64, f _H =f _{HXT} or f _{HIRC}	_	2	_	t _H
	(Wake-up from Condition where f _{SYS} is On) System Speed Switch Time (FAST to	_	f _{SYS} =f _{SUB} =f _{LIRC}	_	2	_	t _{SUB}
			f_{HXT} switches from off \rightarrow on	_	1024	_	t _{HXT}
	SLOW Mode or SLOW to FAST Mode)	_	f_{HIRC} switches from off \rightarrow on	_	128	_ _ _	t _{HIRC}
	System Reset Delay Time (Reset Source from Power-on Reset or LVR Hardware Reset)	_	RR _{POR} =5V/ms	10	16	24	ms
t _{RSTD}	System Reset Delay Time (LVRC/WDTC Software Reset)	_	_				
	System Reset Delay Time (Reset Source from WDT Overflow)	_	_	10	16	24	ms
t _{SRESET}	Minimum Software Reset Width to Reset	_	_	45	90	180	μs

- Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.
 - 2. The time units, shown by the symbols t_{HIRC} , t_{SYS} etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example $t_{HIRC} = 1/f_{HIRC}$, $t_{SYS} = 1/f_{SYS}$ etc.
 - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
 - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.
 - 5. An additional ROM activation time t_{ACTV} should be added when calculating the total system start-up time of a wake-up from the power down mode.

Input/Output Characteristics

Ta=-40°C~85°C

Cumbal	Parameter	Т	est Conditions	Min.	Trees	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	wiin.	Тур.	wax.	Unit
VIL	Input Law Voltage for I/O Porte	5V		0	_	1.5	V
VIL	Input Low Voltage for I/O Ports	_	_	0	_	0.2V _{DD}	V
VIH	Input High Voltage for I/O Dorte	5V		3.5	_	5.0	V
VIH	Input High Voltage for I/O Ports	_	_	0.8V _{DD}	_	V_{DD}	V
I _{OL}	Sink Current for I/O Ports, AUO and ABO	5V	V _{OL} =0.1V _{DD}	32	65	_	mA
Іон	Source Current for I/O Ports, AUO and ABO	5V	V _{OH} =0.9V _{DD}	-8	-16	_	mA
R _{PH}	Pull-high Resistance for I/O Ports (1)	5V	_	10	30	50	kΩ
I _{LEAK}	Input Leakage Current	5V	V _{IN} =V _{DD} or V _{IN} =V _{SS}	_	_	±1	μΑ
t _{INT}	External Interrupt Minimum Pulse Width	_	_	10	_	_	μs
t _{TCK}	CTM/STM Clock Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t _{TPI}	STM Capture Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
f _{TMCLK}	STM Maximum Timer Clock Source Frequency	5V	_	_	_	1	f _{SYS}
t _{CPW}	STM Minimum Capture Pulse Width	_	_	t _{CPW} (2)	_	_	μs

Note: 1. The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

Rev. 1.00 15 April 23, 2025



2. t_{CPW} =max(2× t_{TMCLK} , t_{TPI}), t_{TMCLK} =1/ f_{TMCLK}

Ex1: If f_{TMCLK} =20MHz, then t_{CPW} =max(0.1 μ s, 0.3 μ s)=0.3 μ s

Ex2: If f_{TMCLK} =10MHz, then t_{CPW} =max(0.2 μ s, 0.3 μ s)=0.3 μ s

Ex3: If f_{TMCLK} =5MHz, then t_{CPW} =max(0.4 μ s, 0.3 μ s)=0.4 μ s

Memory Characteristics

Ta=-40°C~85°C, unless otherwise specified

Country and	D		Test Conditions	Min	T		1114
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	V _{DD} for Read	_	_	4.5	_	5.5	V
V DD	V _{DD} for Erase/Write	_	_	4.5	_	5.5	V
Flash Pro	ogram Memory						
t _{FWR}	Write Time	_	FWERTS=0		2.2	3.1	ms
LFWR	write fillie	_	FWERTS=1	_	3.0	4.1	ms
t _{FER}	Erase Time	_	FWERTS=0		3.2	4.4	ms
LFER	Liase fille	_	FWERTS=1	_	3.7	5.1	ms
I _{DDPGM}	Programming / Erase Current on V _{DD}	_	_	_	_	5.0	mA
E _P	Cell Endurance	_	_	100K	_	_	E/W
t _{RETD}	Data Retention Time	_	Ta=25°C	_	40	_	Year
t _{ACTV}	ROM Activation Time – Wake-up from Power Down Mode	_	_	32	_	64	μs
Data EEF	PROM Memory						
t _{EERD}	Read Time	_	_		_	4	t _{sys}
	Write Time (Byte Mode)	_	EWERTS=0	_	5.4	7.0	ms
t	Write Time (Byte Mode)	_	EWERTS=1		6.7	8.6	ms
t _{EEWR}	Write Time (Page Mode)	_	EWERTS=0	_	2.2	2.9	ms
	write fille (Fage Wode)	_	EWERTS=1	_	3.0	3.9	ms
t _{FFFR}	Erase Time	_	EWERTS=0	_	3.2	4.2	ms
LEEER	Lidse fille	_	EWERTS=1	_	3.7	4.9	ms
E _P	Cell Endurance	_	_	100K	_	_	E/W
t _{RETD}	Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Dat	a Memory						
V_{DR}	Data Retention Voltage	_	_	1.0	_		V

Note: 1. The ROM activation time t_{ACTV} should be added when calculating the total system start-up time of a wake-up from the power down mode.

LVR Electrical Characteristics

Ta=-40°C~85°C

Cumbal	Davamatar	Test Conditions			Tim	Max	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{LVR}	Low Voltage Reset Voltage	_	LVR enable, voltage select 3.8V	-5%	3.8	+5%	V
I _{LVR}	Additional Current for LVR Enable	5V	LVR enable, V _{LVR} =3.8V	_	15	25	μA
			TLVR[1:0]=00B	120	240	480	μs
	Minimum I am Valta na Midth ta Danat		TLVR[1:0]=01B	0.5	1.0	2.0	
t _{LVR}	Minimum Low Voltage Width to Reset	_	TLVR[1:0]=10B	1	2	4	ms
			TLVR[1:0]=11B	2	4	8	

Rev. 1.00 16 April 23, 2025

^{2. &}quot;E/W" means Erase/Write times.



A/D Converter Electrical Characteristics

Ta=-40°C~85°C

Country and	D		Test Conditions	NA:	T	Max	11:4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage	_	_	4.5	_	5.5	V
V _{ADI}	Input Voltage	_	_	0	_	V _{REF}	V
V _{REF}	Reference Voltage	_	_	1.8	_	V _{DD}	V
NR	Resolution	_	_	_	_	12	Bit
DNL	Differential Non-linearity	5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =0.5µs	-3		+3	LSB
		5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =10µs				
INL	Integral Non-linearity	5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =0.5µs	4		+4	LSB
IINL	integral Non-linearity	5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =10µs		_	·	
I _{ADC}	Additional Current for A/D Converter Enable	5V	No load, t _{ADCK} =0.5µs	_	850	1000	μA
t _{ADCK}	Clock Period	_	$4.5V \le V_{DD} \le 5.5V$	0.5	_	10.0	μs
t _{ON2ST}	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t _{ADS}	Sampling Time	_	_	_	4	_	t _{ADCK}
t _{ADC}	A/D Conversion Time (Including A/D Sampling and Hold Time)	_	_	_	16	_	t _{ADCK}
I _{PGA}	Additional Current for PGA Enable	5V	No load, PGAIS=1, PGAGS[1:0]=01	_	700	1400	μA
Vor	PGA Maximum Output Voltage Range	5V	_	V _{SS} +0.1	_	V _{DD} -0.1	V
			V _{DD} =2.2V~5.5V V _{RI} =V _{BGREF} (PGAIS=1)	-1%	2	+1%	V
V _{VR}	PGA Fix Output Voltage	_	V _{DD} =3.2V~5.5V V _{RI} =V _{BGREF} (PGAIS=1)	-1%	3	+1%	V
			V _{DD} =4.2V~5.5V V _{RI} =V _{BGREF} (PGAIS=1)	-1%	4	+1%	V
V _{RI}	PGA Input Voltage Range	5V	Gain=1, PGAIS=0 Relative gain Gain error <±5%	V _{SS} +0.1	_	V _{DD} -1.4	V



Internal Reference Voltage Electrical Characteristics

Ta=-40°C ~85°C, unless otherwise specified

Cumbal	Parameter	1	Test Conditions	Min.	Tres	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	wiin.	Тур.	wax.	Unit
V _{DD}	Operating Voltage	_	_	4.5	_	5.5	V
V _{BGREF}	Bandgap Reference Voltage	4.5V~5.5V	_	-1%	1.2	+1%	V
I _{BGREF}	Operating Current	5.5V	_	_	25	35	μA
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V _{RIPPLE} =1V _{P-P} , f _{RIPPLE} =100Hz	75	_	_	dB
En	Output Noise	_	Ta=25°C, no load current, f=0.1Hz~10Hz	_	300	_	μV _{RMS}
I _{SD}	Shutdown Current	_	VBGREN=0	_	_	0.1	μA
tstart	Startup Time	4.5V~5.5V	Ta=25°C	_	_	400	μs

Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.

- $2.\,A\,0.1\mu F$ ceramic capacitor should be connected between VDD and GND.
- 3. The V_{BGREF} voltage is used as the A/D converter PGA input.

OCP Electrical Characteristics

Ta=-40°C~85°C

Cumbal	Davamatar		Test Conditions	Min.	Tim	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	iviin.	Тур.	wax.	Unit
V _{DD}	Operating Voltage	_	_	4.5	_	5.5	V
I _{OCP}	Operating Current	5V	OCPnEN[1:0]=01B, OCPnVRS[1:0]=10B, OCPnCHY=1, Gn[2:0]=000B (n=0 or 1)	_	450	600	μA
V _{REF}	D/A Converter Reference Voltage	5V	OCPnVRS[1:0]=01B (n=0 or 1)	4.5	_	V_{DD}	V
Vos_cmp	Comparator Input Offset Voltage	5V	Without calibration (OCPnCOF[4:0]=10000B, n=0 or 1)	-15	_	15	mV
		5V	With calibration	-2	_	2	
V _{HYS}	Hysteresis	5V	_	10	40	60	mV
V _{CM_CMP}	Comparator Common Mode Voltage Range	5V	_	Vss	_	V _{DD} -1.0	٧
Vos_opa	OPA Input Offset Voltage	5V	Without calibration (OCPnOOF[5:0]=100000B, n=0 or 1)	-15	_	15	mV
		5V	With calibration	-2	_	2	
V _{CM_OPA}	OPA Common Mode Voltage Range	5V	_	Vss	_	V _{DD} -1.4	V
V _{OR}	OPA Maximum Output Voltage Range	5V	_	V _{SS} +0.1	_	V _{DD} -0.1	V
Ga	PGA Gain Accuracy	5V	All gains	-5	_	+5	%
DNL	Differential Non-linearity	5V	DAC V _{REF} =V _{DD}	_	_	±1	LSB
INL	Integral Non-linearity	5V	DAC V _{REF} =V _{DD}	_		±1.5	LSB

Rev. 1.00 18 April 23, 2025




OUVP Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Consult at	Danamatan.		Test Conditions	Min	T	Mari	11:4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	4.5	_	5.5	V
I _{OUVP}	Operating Current	5V	OVPEN=1, UVPEN=1, DAC V _{REF} =2.5V	_	550	750	μA
			With calibration	-2	_	2	
Vos	Input Offset Voltage	5V	Without calibration (OVPCOF[4:0]=10000B)	-10	_	10	mV
			Without calibration (UVPCOF[4:0]=10000B)	-10	_	10	
V _{HYS}	Hysteresis	5V	_	10	25	45	mV
V _{СМ}	Common Mode Voltage Range	5V	_	Vss	_	V _{DD} -1.4	V
			DAC V _{REF} =V _{DD} @ -40°C	_	_	±16	
DNL	Differential Non-linearity	5V	DAC V _{REF} =V _{DD} @ 25°C	_	_	±3	LSB
			DAC V _{REF} =V _{DD} @ 85°C	_	_	±3	
			DAC V _{REF} =V _{DD} @ -40°C	_	_	±16	
INL	Integral Non-linearity	5V	DAC V _{REF} =V _{DD} @ 25°C	_	_	±4	LSB
			DAC V _{REF} =V _{DD} @ 85°C	_	_	±4	
t _{RP}	Response Time	5V	With 100mV overdrive (Note)	_	230	300	ns

Note: Load Condition: C_{LOAD}=50pF



IOVP Electrical Characteristics

Ta=-40°C~85°C

Comple at	Parameter		Test Conditions	Min	T	Mari	11:4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage	_	_	4.5	_	5.5	V
I _{IOVP}	Operating Current	5V	V _{RO} =V _{DD} ×4/64	_	280	500	μΑ
V _{RO}	Reference Voltage	5V	V _{RO} =V _{DD} ×4/64~1/64	-10%	_	+10%	_
Vos	Input Offset Voltage	5V	_	-10	_	10	mV
V _{HYS}	Hysteresis	5V	_	10	35	60	mV
V _{CM}	Common Mode Voltage Range	5V	_	Vss	_	V _{DD} -1.0	V
I _{OD}	Open Drain Driving Current	5V	V _{OL} =0.1V _{DD}	32	65	_	mA



AC Zero-cross Detector Electrical Characteristics

Ta=-40°C~85°C

Cumph of	Parameter		Test Conditions	Min.	Trees	Max.	Unit
Symbol	Farameter	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Ullit
V _{DD}	Operating Voltage	_	_	4.5	_	5.5	V
I _{ACDET}	Operating Current	5V	ACDEN=1, VR=0, ACDOFF[7:0]=80H	_	750	1500	uA
V _{CM_OPA}	Common Mode Voltage Range	5V	_	Vss	_	V _{DD}	V
V _{OR}	OPA Maximum Output Voltage Range	5V	_	V _{SS} +0.2	_	V _{DD} -0.2	V
OP _{GAIN0}	OPA Gain Accuracy for AC Detection	5V	ACDEN=1, VR=0, ACDOFF[7:0]=80H	-1.5%	1	+1.5%	V/V
OP _{GAIN1}	OPA Gain Accuracy for AC Detection	5V	ACDEN=1, VR=1, ACDOFF[7:0]=80H	-3%	2	+3%	V/V
V _{CM_CMP}	Common Mode Voltage Range	5V	_	Vss	_	V _{DD}	V
V _{HYSER}	Hysteresis Window Error for AC Detect	5V	ACDEN=1, VR=0, HYSEN=1, ACDOFF[7:0]=80H	-20	_	+20	mV
DNL	Differential Non-linearity	5V	_	-0.5	_	+0.5	LSB
INL	Integral Non-linearity	5V	_	-1	_	+1	LSB

Delay Lock Loop Characteristics


Ta=-40°C~85°C

Cumbal	Davamatav	Test	Test Conditions			May	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Oiiit
I _{DLL}	Operating Current	5V	DLLEN=1	_	2	3	mA
	Operating Frequency	4.5V~5.5V	f _{SPWM} =5MHz	-1.5%	5	+1.5%	MHz
f _{DLL}		4.5V~5.5V	f _{SPWM} =10MHz	-1.5%	10	+1.5%	MHz
		4.5V~5.5V	f _{SPWM} =20MHz	-1.5%	20	+1.5%	MHz

Power-on Reset Characteristics

Ta=-40°C~85°C

Symbol	Parameter		est Conditions	Min.	Typ.	Max.	Unit
			Conditions	IVIIII.	Typ.	IVIAX.	Ullit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{POR}	V _{DD} Rising Rate to Ensure Power-on Reset		_	0.035	_	_	V/ms
t _{POR}	Minimum Time for V _{DD} Stays at V _{POR} to Ensure Power-on Reset		_	1	_	_	ms



Rev. 1.00 20 April 23, 2025




System Architecture

A key factor in the high-performance features of the range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for affordable, high-volume production for controller applications.

Clocking and Pipelining

The main system clock, derived from either an HXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clocking and Pipelining

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.

Rev. 1.00 21 April 23, 2025



1	MOV A,[12H]	ſ	Fetch Inst. 1	Execute Inst. 1			
2	CALL DELAY	_		Fetch Inst. 2	Execute Inst. 2		_
3	CPL [12H]				Fetch Inst. 3	Flush Pipeline	
4	:					Fetch Inst. 6	Execute Inst. 6
5	:						Fetch Inst. 7
16	DELAY: NOP						

Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter						
High Byte Low Byte (PCL)						
PC12~PC8	PCL7~PCL0					

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Program Counter Read Registers


The Program Counter Read registers are a read only register pair for reading the program counter value which indicates the current program execution address. Read the low byte register first then the high byte register. Reading the low byte register, PCRL, will read the low byte data of the current program execution address, and place the high byte data of the program counter into the 8-bit PCRH buffer. Then reading the PCRH register will read the corresponding data from the 8-bit PCRH buffer.

The following example shows how to read the current program execution address. When the current program execution address is 123H, the steps to execute the instructions are as follows:

- MOV A, PCRL → the ACC value is 23H, and the PCRH value is 01H;
 MOV A, PCRH → the ACC value is 01H.
- LMOV A, PCRL → the ACC value is 23H, and the PCRH value is 01H;
 LMOV A, PCRH → the ACC value is 01H.

Rev. 1.00 22 April 23, 2025





PCRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: Program Counter Read Low byte register bit $7 \sim$ bit 0

PCRH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	D12	D11	D10	D9	D8
R/W	_	_	_	R	R	R	R	R
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit $4\sim0$ **D12\simD8**: Program Counter Read High byte register bit $4\sim$ bit 0


Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, STKPTR, which is a read only register. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.



If the stack is overflow, the first Program Counter save in the stack will be lost.



STKPTR Register

Bit	7	6	5	4	3	2	1	0
Name	OSF	_	_	_	_	D2	D1	D0
R/W	R/W	_	_	_	_	R	R	R
POR	0	_	_	_	_	0	0	0

Bit 7 **OSF**: Stack overflow flag

0: No stack overflow occurred

1: Stack overflow occurred

When the stack is full and a CALL instruction is executed or when the stack is empty and a RET instruction is executed, the OSF bit will be set high. The OSF bit is cleared only by software and cannot be reset automatically by hardware.

Bit 6~3 Unimplemented, read as "0"

Bit $2\sim 0$ **D2\simD0**: Stack pointer register bit $2\sim$ bit 0

The following example shows how the Stack Pointer changes when program branching conditions occur.

• When the CALL subroutine instruction is executed 8 times continuously and the RET instruction is not executed during the period, the corresponding changes of the STKPTR are as follows:

$$00H \rightarrow 01H \rightarrow 02H \rightarrow 03H \rightarrow 04H \rightarrow 05H \rightarrow 06H \rightarrow 07H \rightarrow 00H$$

 Then the RET instruction is executed 8 times continuously after (1), the corresponding changes of the STKPTR are as follows:

$$00H \rightarrow 07H \rightarrow 06H \rightarrow 05H \rightarrow 04H \rightarrow 03H \rightarrow 02H \rightarrow 01H \rightarrow 00H$$

Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

• Arithmetic operations:

ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA

· Logic operations:

AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA

• Rotation:

RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRRA, LRR, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC

Rev. 1.00 24 April 23, 2025




- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision:
 JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI,
 LSZ, LSZA, LSNZ, LSIZ, LSDZ, LSIZA, LSDZA

Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of 8K×16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be configured in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instructions respectively when the memory [m] is located



in Sector 0. If the memory [m] is located in other sectors except Sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 8K Program Memory of the device. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "1F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to a specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
tempreg1 db ?
                  ; temporary register #1
tempreg2 db ?
                  ; temporary register #2
                  ; initialise low table pointer - note that this address is
mov a,06h
                  ; referenced
mov tblp,a
                  ; to the last page or the page that thhp pointed
mov a,1Fh
                  ; initialise high table pointer
mov tbhp, a
tabrd tempreg1
                  ; transfers value in table referenced by table pointer data at
                  ; program memory address "1F06H" transferred to tempreg1 and TBLH
dec tblp
                  ; reduce value of table pointer by one
```

Rev. 1.00 26 April 23, 2025



In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins MCU Programming Pins		Pin Description		
ICPDA	PA0	Programming Serial Data/Address		
ICPCK PA2		Programming Clock		
VDD	VDD	Power Supply		
VSS	VSS	Ground		

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.



On-Chip Debug Support - OCDS

The device also provides the "On-Chip Debug" function for debuging during development process. Users can use the OCDS function to emulate the device behaviors by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the OCDS function for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	MCU OCDS Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

In Application Programming - IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of the IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART or USB, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

Flash Memory Read/Write Size

The Flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 32 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

Operations	Format				
Erase	32 words/page				
Write	32 words/time				
Read 1 word/time					
Note: Page size = Write buffer size = 32 words.					

IAP Operation Format


Rev. 1.00 28 April 23, 2025



Page	FARH	FARL[7:5]	FARL[4:0]
0	0000 0000	000	
1	0000 0000	001	
2	0000 0000	010	
3	0000 0000	011	
4	0000 0000	100	Tag Address
:	:	:	
:	:	:	
254	0001 1111	110	
255	0001 1111	111	

"x": don't care

Page Number and Address Selection



Note: "n" is specified by FA12~FA5

Flash Memory IAP Read/Write Structure

Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FC2 register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to low by the hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 32 words corresponding to a page. The write buffer address is mapped to a specific flash memory page specified by the memory address bits, FA12~FA5. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the flash memory address reaches the page boundary, 11111b of a page with 32 words, the address will now not be incremented but will stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by the hardware. Note that the write buffer should be cleared manually by the application program when the data written into the flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.

Rev. 1.00 29 April 23, 2025



IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and three control registers, which are all located in Sector 1. Read and Write operations to the Flash memory are carried out by 16-bit data operations using the address and data registers and the control registers. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0, FC1 and FC2. As the address, data register pairs and the control registers are located in Sector 1, they can be addressed directly only using the corresponding extended instructions or can be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
FC0	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD		
FC1	D7	D6	D5	D4	D3	D2	D1	D0		
FC2	_	_	_	_	_	_	FWERTS	CLWB		
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0		
FARH	_	_	_	FA12	FA11	FA10	FA9	FA8		
FD0L	D7	D6	D5	D4	D3	D2	D1	D0		
FD0H	D15	D14	D13	D12	D11	D10	D9	D8		
FD1L	D7	D6	D5	D4	D3	D2	D1	D0		
FD1H	D15	D14	D13	D12	D11	D10	D9	D8		
FD2L	D7	D6	D5	D4	D3	D2	D1	D0		
FD2H	D15	D14	D13	D12	D11	D10	D9	D8		
FD3L	D7	D6	D5	D4	D3	D2	D1	D0		
FD3H	D15	D14	D13	D12	D11	D10	D9	D8		

IAP Register List

• FC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CFWEN: Flash Memory Erase/Write function enable control

0: Flash Memory erase/write function is disabled

1: Flash Memory erase/write function has been successfully enabled

When this bit is cleared to 0 by application program, the Flash Memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing "1" into this bit results in no action. This bit is used to indicate that the Flash Memory erase/write function status. When this bit is set to 1 by hardware, it means that the Flash Memory erase/write function is enabled successfully. Otherwise, the Flash Memory erase/write function is disabled as the bit content is zero.

Bit 6~4 **FMOD2~FMOD0**: Flash Memory Mode selection

000: Write Mode

001: Page erase Mode

010: Reserved

011: Read Mode

100: Reserved

101: Reserved

110: Flash Memory Erase/Write Function Enable Mode

111: Reserved



These bits are used to select the Flash Memory operation modes. Note that the "Flash Memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.

Bit 3 FWPEN: Flash Memory Erase/Write function enable procedure trigger

0: Erase/Write function enable procedure is not triggered or procedure timer times out

1: Erase/Write function enable procedure is triggered and procedure timer starts to count This bit is used to activate the Flash Memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared by the hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the FWPEN bit is set high.

Bit 2 FWT: Flash Memory write initiate control

- 0: Do not initiate Flash Memory write or indicating that a Flash Memory write process has completed
- 1: Initiate a Flash Memory write process

This bit is set by software and cleared by the hardware when the Flash Memory write process has completed.

- Bit 1 FRDEN: Flash Memory read enabled bit
 - 0: Disable Flash Memory read
 - 1: Enable Flash Memory read

This is the Flash Memory Read Enable bit which must be set high before any Flash Memory read operations are carried out. Clearing this bit to zero will inhibit Flash Memory read operations.

- Bit 0 FRD: Flash Memory read control bit
 - 0: Do not initiate Flash Memory read or indicating that a Flash Memory read process has completed
 - 1: Initiate a Flash Memory read process

This bit is set by software and cleared by the hardware when the Flash Memory read process has completed.

- Note: 1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.
 - 2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
 - 3. Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
 - Ensure that the read, erase or write operation is totally complete before executing other operations.

• FC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.

Rev. 1.00 31 April 23, 2025



• FC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	FWERTS	CLWB
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 **FWERTS**: Erase time and Write time selection

0: Erase time is 3.2ms (t_{FER}) / Write time is 2.2ms (t_{FWR}) 1: Erase time is 3.7ms (t_{FER}) / Write time is 3.0ms (t_{FWR})

Bit 0 CLWB: Flash Memory Write buffer clear control

0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed

1: Initiate a Write Buffer Clear process

This bit is set by software and cleared by hardware when the Write Buffer Clear process has completed.

FARL Register

Bit	7	6	5	4	3	2	1	0
Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **FA7~FA0**: Flash Memory Address bit $7 \sim$ bit 0

FARH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	FA12	FA11	FA10	FA9	FA8
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **FA12~FA8**: Flash Memory Address bit 12 ~ bit 8

FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The first Flash Memory Data bit $7 \sim \text{bit } 0$

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.

• FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D15\simD8**: The first Flash Memory Data bit $15\sim$ bit $8\sim 15$

Note that when an 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be increased by one.

Rev. 1.00 32 April 23, 2025



• FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The second Flash Memory Data bit $7 \sim \text{bit } 0$

• FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: The second Flash Memory Data bit $15\sim$ bit 8

• FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The third Flash Memory Data bit $7 \sim \text{bit } 0$

• FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D15 \sim D8**: The third Flash Memory Data bit $15 \sim$ bit $8 \sim$

• FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The fourth Flash Memory Data bit $7 \sim \text{bit } 0$

• FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D15~D8**: The fourth Flash Memory Data bit $15 \sim$ bit $8 \sim$

Rev. 1.00 33 April 23, 2025



Flash Memory Erase/Write Flow


It is important to understand the Flash Memory Erase/Write flow before the Flash Memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the Flash Memory contents are correctly updated.

Flash Memory Erase/Write Flow Descriptions

- Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash
 Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will
 automatically be set high by hardware. After this, Erase or Write operations can be executed on
 the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for
 details.
- 2. Configure the Flash memory address to select the desired erase page, tag address and then erase this page. For a page erase operation, set the FARL and FARH registers to specify the start address of the erase page, then write dummy data into the FD0H register to tag address. The current address will be internally incremented by one after each dummy data is written into the FD0H register. When the address reaches the page boundary, 11111b, the address will not be further incremented but stop at the last address of the page. Note that the write operation to the FD0H register is used to tag address, it must be implemented to determine which addresses to be erased.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the Flash memory contents and to check if the contents is 0000h or not. If the Flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the Flash memory contents and check if the written data is correct or not. If the data read from the Flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are completed and no more pages need to be erased or written.

Rev. 1.00 34 April 23, 2025





Flash Memory Erase/Write Flow

Note: The Flash Memory Erase/Write Function Enable Procedure and Flash Memory Write Procedure will be described in the following sections.



Flash Memory Erase/Write Function Enable Procedure

The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the Flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash Memory Erase/Write function.


Flash Memory Erase/Write Function Enable Procedure Description

- 1. Write data "110" to the FMOD[2:0] bits in the FC0 register to select the Flash Memory Erase/Write Function Enable Mode.
- 2. Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Function Enable Procedure. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to 0 by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.

Rev. 1.00 36 April 23, 2025





Flash Memory Erase/Write Function Enable Procedure



Flash Memory Write Procedure

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the Flash memory can be loaded into the write buffer. The selected Flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 32 words, known as a page, whose address is mapped to a specific Flash memory page specified by the memory address bits, FA12~FA5. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA12~FA5, specify.


Flash Memory Consecutive Write Description

The maximum amount of data to be written is 32 words for each write operation. The write buffer address will be automatically increased by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should first be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be increased by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary, the address will not be further increased but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.
 - Go to step 2 if the erase operation is not successful.
 - Go to step 4 if the erase operation is successful.
- 4. Set the FMOD field to "000" to select the write operation.
- 5. Set the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum amount of data could be written is 32 words.
- 6. Set the FWT bit high to write the data words from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.
 - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.
 - Go to step 8 if the write operation is successful.
- 8. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.00 38 April 23, 2025





Flash Memory Consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.



Flash Memory Non-Consecutive Write Description


The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.
 - Go to step 2 if the erase operation is not successful.
 - Go to step 4 if the erase operation is successful.
- 4. Set the FMOD field to "000" to select the write operation.
- 5. Set the desired address ADDR1 in the FARH and FARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.
 - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.
 - Go to step 8 if the write operation is successful.
- 8. Set the desired address ADDR2 in the FARH and FARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.
 - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.
 - Go to step 11 if the write operation is successful.
- 11. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.00 40 April 23, 2025





Flash Memory Non-Consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.



Important Points to Note for Flash Memory Write Operations


- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the Flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. After the data is written into the Flash memory, the Flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the Flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then write the data again into the write buffer. Then activate a write operation on the same Flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the Flash memory is correct.
- 5. The system frequency should be set to the maximum application frequency when data write and data check operations are executed using the IAP function.

Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the Flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired Flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the Flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the Flash memory read operation is executed.

Rev. 1.00 42 April 23, 2025





Flash Memory Read Procedure

Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.

2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.



Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.


Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The device also provides dedicated memory areas for the Sine Wave PWM data storage. In this chapter, only the General Purpose Data Memory and the Special Function Register Data Memory are introduced. More information about the SPWM Data Memory can be obtained in its corresponding chapter.

Structure

The overall Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH. Switching between the different Data Memory sectors is achieved by setting the Memory Pointers to the correct value if using the indirect addressing method.

Special Purpose Data Memory		eral Purpose ta Memory	SPWM Data Memory		
Located Sectors	Capacity	Sector: Address	Sector: Address		
0, 1	512×8	0: 80H~FFH 1: 80H~FFH 2: 80H~FFH 3: 80H~FFH	8: 00H~7FH 9: 00H~7FH : 14: 00H~7FH 15: 00H~7FH		



Rev. 1.00 44 April 23, 2025



Data Memory Addressing

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 10 valid bits for the device, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Sector 0	Sector 1		Sector 0	Sect
0H 🗌	IAR0		40H	CTM0C0	EE
1H	MP0		41H	CTM0C1	
2H	IAR1		42H	CTM0DL	
3H	MP1L		43H	CTM0DH	
4H	MP1H		44H	CTM0AL	
5H	ACC		45H	CTM0AH	
6H	PCL		46H	CTM1C0	
7H	TBLP		47H	CTM1C1	
8H	TBLH		48H	CTM1DL	
9H	TBHP		49H	CTM1DH	
AH _	STATUS		4AH	CTM1AL	
вн 🗀	-		4BH	CTM1AH	
CH _	IAR2		4CH	STMC0	
DH _	MP2L		4DH	STMC1	
EH —	MP2H		4EH	STMDL	
FH —	RSTFC	-	4FH	STMDH	
он —			50H	STMAL	
	VBGRC	-			
1H	EEAL	-	51H	STMAH	
2H	EEAH		52H	STMRP	
3H	EED		53H	CRCCR	
4H	PA		54H	CRCIN	
5H	PAC		55H	CRCDL	
6H	PAPU		56H	CRCDH	
7H	PAWU		57H	STKPTR	
8H	ACDC		58H	IFS	
9H	ACDOFF		59H	MDUWR0	
AH	PB		5AH	MDUWR1	
3H	PBC		5BH	MDUWR2	
CH	PBPU		5CH	MDUWR3	
DH	PC		5DH	MDUWR4	
EH 🗀	PCC		5EH	MDUWR5	
FH _	PCPU		5FH	MDUWCTRL	
0H	TB0C	FC0	60H	SPWMC0	
1H	TB1C	FC1	61H	SPWMC1	
2H	PSCR	FC2	62H	SPWMC2	
3H	WDTC	FARL	63H	SPWMC3	
4H	LVRC	FARH	64H	SPWMDT	
5H	TLVRC	FD0L	65H	DLLC	
6H	IECC	FD0H	66H	***************************************	
7H	SADC0	FD1L	67H	SPWMPL	
	SADC1	FD1H	68H	SPWMPH	
8H					
9H	SADC2	FD2L	69H	MTFL	
AH	SADOL	FD2H	6AH	MTFH	
3H	SADOH	FD3L	6BH	TRML	
CH _	SCC	FD3H	6CH	TRMH	
DH	HXTC	OCP0C0	6DH	SPWMDAL	
EH	HIRCC	OCP0C1	6EH	SPWMDAH	
FH	ORMC	OCP0DA	6FH	SINDAL	
0H	INTEG	OCP0OCAL	70H	SINDAH	
1H	INTC0	OCP0CCAL	71H	TRCL	
2H	INTC1	OCP1C0	72H	TRCH	
3H	INTC2	OCP1C1	73H		
4H	INTC3	OCP1DA	74H		
5H	MFI0	OCP10CAL	75H		
3H	MFI1	OCP1CCAL	76H		
7H	MFI2	OUVPC0	77H	USR	
8H -	PCRL	OUVPC1	78H	UCR1	
9H	PCRH	OUVPC2	79H	UCR2	
AH —	PAS0	OUVPC3	7AH	UCR3	
вн —	PAS1	OVPDAL	78H	BRDH	
CH -	PBS0	OVPDAL	7CH	BRDL	
	PBS1	UVPDAL	7DH	UFCR	
-11		UVPDAH	75H 7EH	TXR_RXR	
₌⊔ ⊢			. / [[1 1AN NAN 1	
EH	PCS0 PCS1	OVIDALI	7FH	RxCNT	

Special Purpose Data Memory Structure



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional sections. However, several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

Memory Pointers - MP0, MP1L/MP1H, MP2L/MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instruction which can address all available Data Memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example 1

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                            ; set size of block
    mov block, a
    mov a, offset adres1
                            ; Accumulator loaded with first RAM address
                            ; set memory pointer with first RAM address
    mov mp0, a
loop:
    clr IAR0
                            ; clear the data at address defined by MPO
    inc mp0
                            ; increase memory pointer
    sdz block
                            ; check if last memory location has been cleared
    jmp loop
continue:
```



Indirect Addressing Program Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                         ; set size of block
    mov block, a
    mov a, 01h
                         ; set the memory sector
    mov mp1h, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mp11, a
                        ; set memory pointer with first RAM address
loop:
    clr IAR1
                         ; clear the data at address defined by MP1L
    inc mp11
                          ; increase memory pointer MP1L
    sdz block
                          ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 'code'
org 00h
start:
    lmov a, [m]
                         ; move [m] data to acc
    lsub a, [m+1]
                         ; compare [m] and [m+1] data
    snz c
                          ; [m]>[m+1]?
    jmp continue
                          ; no
    lmov a, [m]
                          ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
    lmov [m+1], a
continue:
```

Note: here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Rev. 1.00 48 April 23, 2025



Program Counter Low Byte Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be set before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Option Memory Mapping Register – ORMC

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 64 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses 00H~3FH will be mapped to Program Memory last page addresses C0H~FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of 4×t_{LIRC}. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

ORMC Register

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **ORMC7~ORMC0**: Option Memory Mapping specific pattern

When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.



Status Register - STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	Х	Х	0	0	Х	х	Х	Х

"x": unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result

Bit 6 CZ: The operational result of different flags for different instructions
For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.
For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag.
For other instructions, the CZ flag will not be affected.

Rev. 1.00 50 April 23, 2025



Bit 5 **TO**: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 512×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and write operations to the EEPROM are carried out in either the byte mode or page mode determined by the mode selection bit, MODE, in the control register, EEC.

EEPROM Registers

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. As the EEAL, EEAH and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register, however, being located in Sector 1, can only be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pair and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in Sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.



Register		Bit										
Name	7	6	5	4	3	2	1	0				
EEAL	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0				
EEAH	_	_	_	_	_	_	_	EEAH0				
EED	D7	D6	D5	D4	D3	D2	D1	D0				
EEC	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD				

EEPROM Register List

• EEAL Register

Bit	7	6	5	4	3	2	1	0
Name	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **EEAL7~EEAL0**: Data EEPROM address low byte register bit $7\sim$ bit 0 Data EEPROM address bit $7\sim$ bit 0

• EEAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	EEAH0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **EEAH0**: Data EEPROM address high byte register bit 0

Data EEPROM address bit 8

• EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: Data EEPROM data bit $7 \sim$ bit 0

EEC Register

Bit	7	6	5	4	3	2	1	0
Name	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **EWERTS**: Data EEPROM Erase time and Write time selection

0: Erase time is 3.2ms (teelr) / Write time is 2.2ms (teelr) 1: Erase time is 3.7ms (teelr) / Write time is 3.0ms (teelr)

Bit 6 **EREN**: Data EEPROM erase enable

0: Disable 1: Enable

This bit is used to enable Data EEPROM erase function and must be set high before Data EEPROM erase operations are carried out. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Clearing this bit to zero will inhibit data EEPROM erase operations.

Rev. 1.00 52 April 23, 2025



Bit 5 ER: Data EEPROM erase control

0: Erase cycle has finished

1: Activate an erase cycle

This is the Data EEPROM Erase Control Bit. When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Setting this bit high will have no effect if the EREN has not first been set high.

Bit 4 MODE: Data EEPROM operation mode selection

0: Byte operation mode

1: Page operation mode

This is the EEPROM operation mode selection bit. When the bit is set high by the application program, the Page write, erase or read function will be selected. Otherwise, the byte write or read function will be selected. The EEPROM page buffer size is 16 bytes.

Bit 3 WREN: Data EEPROM write enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit, which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that the WREN bit will automatically be cleared to zero after the write operation is finished.

Bit 2 WR: Data EEPROM write control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit. When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM read enable

0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit, which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 RD: Data EEPROM read control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit. When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The EREN, ER, WREN, WR, RDEN and RD cannot be set to "1" at the same time in one instruction. The WR and RD cannot be set to "1" at the same time.

- 2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
- 3. Ensure that the erase or write operation is totally complete before changing the contents of the EEPROM related registers or activating the IAP function.



Read Operation from the EEPROM

Reading data from the EEPROM can be implemented by two modes for this device, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Read Mode

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the read cycle terminates, the RD bit will automatically be cleared to zero and the EEPROM data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 16 bytes for the page read operation. For a page read operation the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the RD bit will automatically be cleared to zero indicating that the EEPROM data can be read from the EED register and then the current address will be incremented by one by hardware. The data which is stored in the next EEPROM address can continuously be read when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page read operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

Page Erase Operation to the EEPROM

The EEPROM page erase operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page erase operation mode the lower 4-bit address value will automatically be incremented by one after each dummy data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

Rev. 1.00 54 April 23, 2025



For page erase operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, then the dummy data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written, then the EREN bit in the EEC register should be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.

Note: The above steps must be executed sequentially to successfully complete the page erase operation, refer to the corresponding programming example.

As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be cleared to zero by hardware. The Data EEPROM erased page content will all be zero after a page erase operation.

Write Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for this device, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Write Mode

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte write operations the desired EEPROM address should first be placed in the EEAH and EEAL registers, then the data to be written should be placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

Note: The above steps must be executed sequentially to successfully complete the byte write operation, refer to the corresponding programming example.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be cleared to zero by hardware. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.



Page Write Mode

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page write operation mode the lower 4-bit address value will automatically be incremented by one after each data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page write operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, then the data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the WREN bit in the EEC register should be set high to enable write operations and the WR bit must be immediately set high to initiate the EEPROM write process. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

Note: The above steps must be executed sequentially to successfully complete the page write operation, refer to the corresponding programming example.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be cleared to zero by hardware.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

Rev. 1.00 56 April 23, 2025



EEPROM Interrupt

The EEPROM erase or write interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM erase or write cycle ends, the DEF request flag will be set. If the global and EEPROM interrupts are enabled and the stack is not full, a jump to the associated EEPROM Interrupt vector will take place. When the interrupt is serviced the EEPROM interrupt flag, DEF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read, erase or write operation is totally complete. Otherwise, the EEPROM read, erase or write operation will fail.

Programming Examples

Reading a Data Byte from the EEPROM - Polling Method

```
MOV A, 040H
                           ; setup memory pointer low byte MP1L
MOV MP1L, A
                          ; MP1 points to EEC register
MOV A, 01H
                          ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                          ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H
                         ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                         ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                           ; set RDEN bit, enable read operations
SET IAR1.0
                           ; start Read Cycle - set RD bit
BACK:
                          ; check for read cycle end
SZ IAR1.0
JMP BACK
CLR IAR1
                           ; disable EEPROM read function
CLR MP1H
MOV A, EED
                           ; move read data to register
MOV READ DATA, A
```

Reading a Data Page from the EEPROM - Polling Method

```
MOV A, 040H ; setup memory pointer low byte MP1L MOV MP1L, A ; MP1 points to EEC register MOV A, 01H ; setup memory pointer high byte MP1H MOV MP1H, A SET IAR1.4 ; set MODE bit, select page operation mode MOV A, EEPROM ADRES H ; user defined high byte address MOV EEAH, A
```



```
MOV A, EEPROM ADRES L
                         ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                         ; set RDEN bit, enable read operations
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL READ
JMP PAGE READ FINISH
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
READ:
SET IAR1.0
                         ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                         ; check for read cycle end
JMP BACK
MOV A, EED
                         ; move read data to register
MOV READ DATA, A
RET
PAGE READ FINISH:
CLR IAR1
                          ; disable EEPROM read function
CLR MP1H
Erasing a Data Page to the EEPROM - Polling Method
```

```
MOV A, 040H
                         ; setup memory pointer low byte MP1L
MOV MP1L, A
                         ; MP1 points to EEC register
MOV A, 01H
                         ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                         ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H
                         ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                         ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP Erase START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA
                      ; user defined data, erase mode don't care data value
MOV EED, A
RET
Erase START:
CLR EMI
SET IAR1.6
                         ; set EREN bit, enable erase operations
SET IAR1.5
                         ; start Erase Cycle - set ER bit - executed immediately
                          ; after setting EREN bit
SET EMI
BACK:
SZ IAR1.5
                         ; check for erase cycle end
JMP BACK
CLR MP1H
```

Rev. 1.00 58 April 23, 2025



Writing a Data Byte to the EEPROM - Polling Method

```
MOV A, 040H
                         ; setup memory pointer low byte MP1L
MOV MP1L, A
                          ; MP1 points to EEC register
MOV A, 01H
                         ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                         ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H
                        ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                        ; user defined low byte address
MOV EEAL, A
MOV A, EEPROM DATA
                        ; user defined data
MOV EED, A
CLR EMI
SET IAR1.3
                         ; set WREN bit, enable write operations
SET IAR1.2
                         ; start Write Cycle - set WR bit - executed immediately
                         ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                         ; check for write cycle end
JMP BACK
CLR MP1H
```

Writing a Data Page to the EEPROM - Polling Method

```
; setup memory pointer low byte MP1L
MOV A, 040H
                         ; MP1 points to EEC register
MOV MP1L, A
MOV A, 01H
                         ; setup memory pointer high byte MP1H
MOV MP1H, A
                         ; set MODE bit, select page operation mode
SET IAR1.4
MOV A, EEPROM_ADRES H
                         ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                         ; user defined low byte address
MOV EEAL, A
; \sim\sim\sim The data length can be up to 16 bytes (Start) \sim\sim\sim
CALL WRITE BUF
CALL WRITE BUF
JMP WRITE START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA ; user defined data
MOV EED, A
RET
WRITE START:
CLR EMI
                         ; set WREN bit, enable write operations
SET IAR1.3
SET IAR1.2
                          ; start Write Cycle - set WR bit - executed immediately
                          ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                         ; check for write cycle end
JMP BACK
CLR MP1H
```



Oscillators

Various oscillator types offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the relevant control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillator requiring some external components and fully integrated internal oscillators requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.


Туре	Name	Frequency	Pins
External High Speed Crystal	HXT	400kHz~20MHz	OSC1/OSC2
Internal High Speed RC	HIRC	20MHz	_
Internal Low Speed RC	LIRC	32kHz	_

Oscillator Types

System Clock Configurations

There are three oscillator sources, two high speed oscillators and one low speed oscillator. The two high speed oscillators are the internal 20MHz RC oscillator, HIRC, and the external high speed crystal oscillator, HXT. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.

The actual source clock used for the high speed oscillators is chosen via the FHS bit in the SCC register. The frequency of the slow speed or high speed system clock is determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.




Rev. 1.00 60 April 23, 2025



External Crystal/Ceramic Oscillator - HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via a software control bit, FHS. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R_P is normally not required. C1 and C2 are required.
2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator - HXT

HXT Oscillator C1	and C2 Valu	ies
Crystal Frequency	C1	C2
20MHz	0pF	0pF
16MHz	0pF	0pF
12MHz	0pF	0pF
8MHz	0pF	0pF
4MHz	0pF	0pF
1MHz	100pF	100pF
Note: C1 and C2 values are	for guidanc	e only.

Crystal Recommended Capacitor Values

Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is one of the high frequency oscillator choices, which is selected via a software control bit, FHS. The internal RC oscillator is a fully integrated system oscillator requiring no external components and has a fixed frequency of 20MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is a fully integrated low frequency RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Rev. 1.00 61 April 23, 2025




Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock can come from a high frequency f_{H} or low frequency f_{SUB} source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from the HXT or HIRC oscillator, selected via configuring the FHS bit in the SCC register. The low speed system clock comes from the internal clock f_{SUB} which is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\text{H}}/2\sim f_{\text{H}}/64$.



Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator can be stopped to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuits to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

Rev. 1.00 62 April 23, 2025



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU		Register S	etting	f _{sys}	fн	f _{SUB}	f _{LIRC}									
Mode	CFU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	'н	ISUB	ILIRC									
FAST	On	Х	Х	000~110	f _H ~f _H /64	On	On	On									
SLOW	On	Х	х	111	f _{SUB}	On/Off (1)	On	On									
IDLE0	Off	Off 0	0	0	0	1	000~110	Off	Off	On	On						
IDLEO	Oii		'	111	On	Oii		OII									
IDLE1	Off	1	1	XXX	On	On	On	On									
IDI E2	Off	1	4	4	4	4	4	4	4	4	4	0	000~110	On	On	Off	On
IDLE2	Oll		0	111	Off	On											
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off (2)									

"x": don't care

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

The f_{LIRC} clock can be on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source coming from either the HXT or HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{LIRC} clock will continue to operate if the WDT function is enabled by the WDTC register.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU



will be switched off but both the high and low speed oscillators will be on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be on to provide a clock source to keep some peripheral functions operational.

Control Registers

The registers, SCC, HXTC and HIRCC, are used to control the system clock and the corresponding oscillator configurations.

Register	Bit							
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	FHS	_	FHIDEN	FSIDEN
HXTC	_	_	_	_	_	HXTM	HXTF	HXTEN
HIRCC	_	_	_	_	_	_	HIRCF	HIRCEN

System Operating Mode Control Register List

SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	FHS	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	R/W	_	R/W	R/W
POR	0	1	0	_	0	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

 $\begin{array}{c} 000: \, f_H \\ 001: \, f_H/2 \\ 010: \, f_H/4 \\ 011: \, f_H/8 \\ 100: \, f_H/16 \\ 101: \, f_H/32 \\ 110: \, f_H/64 \\ 111: \, f_{SUB} \end{array}$

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_{H} or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4 Unimplemented, read as "0"

Bit 3 FHS: High frequency oscillator selection

0: HIRC 1: HXT

Bit 2 Unimplemented, read as "0"

Bit 1 FHIDEN: High frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low frequency oscillator control when CPU is switched off

0: Disable1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Rev. 1.00 64 April 23, 2025



Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits or FHS bit. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$. Where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.

HXTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	HXTM	HXTF	HXTEN
R/W	_	_	_	_	_	R/W	R	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 **HXTM**: HXT mode selection

0: HXT frequency \leq 10MHz (sink/source current is smaller)

1: HXT frequency > 10MHz (sink/source current is larger)

Note that this bit should be configured correctly according to the used HXT frequency. If HXTM=0 while the HXT frequency is larger than 10MHz, the oscillation performance at a low voltage condition may be not well. If HXTM=1 while the HXT frequency is less than 10MHz, the oscillator frequency and the current may be obnormal.

This bit must be properly configured before the HXT is enabled. When the OSC1 and OSC2 pin functions have been enabled using relevant pin-shared control bits and the HXTEN bit has been set to 1 to enable the HXT oscillator, it is invalid to change the value of the HXTM bit. When the OSC1 or OSC2 pin function is disabled, then the HXTM bit can be changed by software, regardless of the HXTEN bit value.

Bit 1 **HXTF**: HXT oscillator stable flag

0: Unstable

1: Stable

This bit is used to indicate whether the HXT oscillator is stable or not. When the HXTEN bit is set to 1 to enable the HXT oscillator, the HXTF bit will first be cleared to 0 and then set to 1 after the HXT oscillator is stable.

Bit 0 **HXTEN**: HXT oscillator enable control

0: Disable 1: Enable

HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	HIRCF	HIRCEN
R/W	_	_	_	_	_	_	R	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: Unstable 1: Stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control


0: Disable 1: Enable



Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Mode to the SLEEP/IDLE Mode is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.

Rev. 1.00 66 April 23, 2025






SLOW Mode to FAST Mode Switching

In the SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_H ~ f_H /64.

However, if f_H is not used in the SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HXTF or HIRCF bit. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.





Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

Rev. 1.00 68 April 23, 2025



- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has been enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on and if the system clock is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the SLEEP or IDLE mode and the PDF flag will be set high. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Time-out hardware reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt



is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer time-outs, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the WDT enable/disable and software reset MCU operation.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 **WE4~WE0**: WDT function control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t_{SRESET}, and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

 $\begin{array}{l} 000:\ 2^{8}/f_{LIRC} \\ 001:\ 2^{10}/f_{LIRC} \\ 010:\ 2^{12}/f_{LIRC} \\ 011:\ 2^{14}/f_{LIRC} \\ 100:\ 2^{15}/f_{LIRC} \\ 101:\ 2^{16}/f_{LIRC} \end{array}$

 $110: 2^{17}/f_{LIRC} \\ 111: 2^{18}/f_{LIRC}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the time-out period.

Rev. 1.00 70 April 23, 2025



RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"
Bit 2 LVRF: LVR function reset fla

LVRF: LVR function reset flag
Refer to the Low Voltage Reset section.

Bit 1 LRF: LVRC register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDTC register software reset flag

0: Not occurred 1: Occurred

This bit is set high by the WDTC register software reset and cleared to zero by the application program. Note that this bit can only be cleared to zero by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the Watchdog Timer enable/disable control and the MCU reset. The WDT function will be enabled when the WE4~WE0 bits are set to a value of 01010B while the WDT function will be disabled if the WE4~WE0 bits are equal to 10101B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.

WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Enable/Disable Control


Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the STATUS register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC register software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8s for the 2^{18} division ratio, and a minimum time-out of 8ms for the 2^{8} division ration.

Rev. 1.00 71 April 23, 2025





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being set.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Low Voltage Reset - LVR


The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled in the FAST and SLOW modes with a specific LVR voltage, V_{LVR}. If the supply voltage of the device drops to within a range of 0.9V~V_{LVR} such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e.,

Rev. 1.00 72 April 23, 2025



a voltage in the range between $0.9V\sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVR Electrical Characteristics. If the duration of the low supply voltage state does not exceed this value, the LVR circuit will ignore the low supply voltage and will not perform a reset function. The actual t_{LVR} value can be selected by the TLVR1 \sim TLVR0 bits in the TLVRC register.

The actual V_{LVR} value can be selected by the LVS7~LVS0 bits in the LVRC register. If the LVS7~LVS0 bits have any other values, which may perhaps occur due to adverse environmental conditions such as noise, the LVR will reset the device after a delay time, t_{SRESET}. When this happens, the LRF bit in the RSTFC register will be set to 1. Note that the LVR function will be automatically disabled when the device enters the SLEEP/IDLE mode.



Low Voltage Reset Timing Chart

LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	1	0	1	0

Bit 7~0 LVS7~LVS0: LVR voltage selection

01011010: 3.8V 10100101: LVR disable

Other values: Generates a MCU reset – register is reset to POR value

When the low voltage condition as specified above occurs, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps for greater than a t_{LVR} time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the defined register values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET} . However in this situation the register contents will be reset to the POR value.

TLVRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TLVR1	TLVR0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TLVR1~TLVR0: Minimum low voltage width to reset time (t_{LVR}) selection

00: (7~8)×t_{LIRC}
01: (31~32)×t_{LIRC}
10: (63~64)×t_{LIRC}
11: (127~128)×t_{LIRC}



RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occurred
1: Occurred

This bit is set to 1 when a specific low voltage reset condition occurs. Note that this bit can only be cleared to 0 by the application program.

Bit 1 LRF: LVRC register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 if the LVRC register contains any undefined values. This in effect acts like a software-reset function. Note that this bit can only be cleared to 0 by the application program.

Bit 0 WRF: WDTC register software reset flag


Refer to the Watchdog Timer Control Register section.

In Application Programming Reset

The device contains an IAP function, therefore an IAP reset exists to reset the whole chip, which is caused by writing data 55H to the FC1 register.

Watchdog Time-out Reset during Normal Operation


When the Watchdog Time-out Reset during normal operation in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

Rev. 1.00 74 April 23, 2025



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Cleared after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be set as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu
ТВНР	x xxxx	u uuuu	u uuuu
STATUS	xx00 xxxx	uu1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	uuuu uuuu
RSTFC	x 0 0	u u u	u u u
VBGRC	0	0	u
EEAL	0000 0000	0000 0000	uuuu uuuu
EEAH	0	0	u
EED	0000 0000	0000 0000	uuuu uuuu
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
ACDC	0000 0000	0000 0000	uuuu uuuu
ACDOFF	0000 0000	0000 0000	uuuu uuuu
РВ	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	uuuu uuuu
PC	11 1111	11 1111	uu uuuu
PCC	11 1111	11 1111	uu uuuu
PCPU	00 0000	00 0000	uu uuuu
TB0C	0000	0000	uuuu
TB1C	0000	0000	uuuu
PSCR	00	0 0	u u
WDTC	0101 0011	0101 0011	uuuu uuuu
LVRC	0101 1010	0101 1010	uuuu uuuu
TLVRC	01	0 1	u u
IECC	0000 0000	0000 0000	uuuu uuuu
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 -000	0000 -000	uuuu -uuu
SADC2	00 0000	00 0000	uu uuuu
OA DOLL			uuuu uuuu (ADRFS=0)
SADOH	XXXX XXXX	xxxx xxxx	uuuu (ADRFS=1)
SADOL	x x x x	xxxx	uuuu (ADRFS=0)
-	***	****	uuuu uuuu (ADRFS=1)
SCC	010- 0-00	010- 0-00	uuu- u-uu
HXTC	000	000	u u u
HIRCC	0 1	01	u u
ORMC	0000 0000	0000 0000	0000 0000
INTEG	0000 0000	0000 0000	u u
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	uuuu uuuu
INTC3	0000 0000	0000 0000	uuuu uuuu
MFI0	0000	0000	uuuu
MFI1	0000 0000	0000 0000	uuuu uuuu
MFI2	0000	0000	uuuu
PCRL	0000 0000	0000 0000	uuuu uuuu
PCRH	0 0000	0 0000	u uuuu
PAS0	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	uuuu uuuu
PBS0	00 0000	00 0000	uu uuuu
PBS1	0000 00	0000 00	uuuu uu
PCS0	0000 0000	0000 0000	uuuu uuuu
PCS1	0000	0000	uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
CTM0C0	0000 0000	0000 0000	uuuu uuuu
CTM0C1	0000 0000	0000 0000	uuuu uuuu
CTM0DL	0000 0000	0000 0000	uuuu uuuu
CTM0DH	0 0	00	u u
CTM0AL	0000 0000	0000 0000	uuuu uuuu
CTM0AH	0 0	0 0	u u
CTM1C0	0000 0000	0000 0000	uuuu uuuu
CTM1C1	0000 0000	0000 0000	uuuu uuuu
CTM1DL	0000 0000	0000 0000	uuuu uuuu
CTM1DH	0 0	0 0	u u
CTM1AL	0000 0000	0000 0000	uuuu uuuu
CTM1AH	00	00	u u
STMC0	0000 0	0000 0	uuuu u
STMC1	0000 0000	0000 0000	uuuu uuuu
STMDL	0000 0000	0000 0000	uuuu uuuu
STMDH	0000 0000	0000 0000	uuuu uuuu
STMAL	0000 0000	0000 0000	uuuu uuuu
STMAH	0000 0000	0000 0000	uuuu uuuu
STMRP	0000 0000	0000 0000	uuuu uuuu
CRCCR	0	0	u
CRCIN	0000 0000	0000 0000	uuuu uuuu
CRCDL	0000 0000	0000 0000	uuuu uuuu
CRCDH	0000 0000	0000 0000	uuuu uuuu
STKPTR	0000	0000	uuuu
IFS	0	0	u
MDUWR0	xxxx xxxx	0000 0000	uuuu uuuu
MDUWR1	xxxx xxxx	0000 0000	uuuu uuuu
MDUWR2	xxxx xxxx	0000 0000	uuuu uuuu
MDUWR3	xxxx xxxx	0000 0000	uuuu uuuu
MDUWR4	xxxx xxxx	0000 0000	uuuu uuuu
MDUWR5	xxxx xxxx	0000 0000	uuuu uuuu
MDUWCTRL	0 0	0 0	u u
SPWMC0	0000 0000	0000 0000	uuuu uuuu
SPWMC1	000-0000	000-0000	uuu- uuuu
SPWMC2	0000 0000	0000 0000	uuuu uuuu
SPWMC3	00 0000	00 0000	uu uuuu
SPWMDT	0000 000	0000 000	uuuu uuuu
DLLC	0 1 0	0 1 0	uuu
SPWMPL	0000 0000	0000 0000	uuuu uuuu
SPWMPH	0 0	0 0	u u
MTFL	0000 0000	0000 0000	uuuu uuuu
MTFH	0 0	0 0	u u
TRML	0000 0000	0000 0000	uuuu uuuu
TRMH	0	0	u
SPWMDAL	0000 0000	0000 0000	uuuu uuuu
SPWMDAH	00 0000	00 0000	uu uuuu
SINDAL	0000 0000	0000 0000	uuuu uuuu



1 u 1 u 1 u 1 u 1 u 1 u 1 u
u 1u 1u
1 u 1 u
ıu
u
u
ıu
ıu
ıu
ıu
u
ıu
ıu
u
ıu
- u
ıu
ıu
ıu
ıu
- u
ı u
ıu
ıu
ıu
ıu
ı u
ıu
ı u
ıu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

This device provides bidirectional input/output lines labeled with port names PA~PC. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory Structure diagram. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where "m" denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
РВ	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	_	_	PC5	PC4	PC3	PC2	PC1	PC0
PCC	_	_	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	_	_	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0

"-": Unimplemented, read as "0"

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" is the Port name which can be A, B or C. However, the actual available bits for each I/O Port may be different.



Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

• PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 pin wake-up function control

0: Disable 1: Enable

I/O Port Control Registers

Each I/O Port has its own control register to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register.

However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin when the IECM is cleared to "0".

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x pin type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" is the Port name which can be A, B or C. However, the actual available bits for each I/O Port may be different.

Rev. 1.00 80 April 23, 2025



Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INT, xTCKn, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register		Bit						
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	_	_	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	_	_
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	_	_	_	_	PCS13	PCS12	PCS11	PCS10
IFS	_	_	_	_	_	_	_	STPIPS

Pin-shared Function Selection Register List

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 pin-shared function selection

00: PA3 01: PA3 10: OCP0I 11: AN1



Bit 5~4 PAS05~PAS04: PA2 pin-shared function selection

00: PA2

01: PA2

10: PA2

11: OCP0COUT

Bit 3~2 **PAS03~PAS02**: PA1 pin-shared function selection

00: PA1/INT

01: PA1/INT

10: AN0

11: VREF

Note that the OCPVR and OUVPVR are directly connected to PA1/INT/AN0/VREF.

Bit 1~0 **PAS01~PAS00**: PA0 pin-shared function selection

00: PA0

01: PA0

10: PA0

11: Reserved

• PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 pin-shared function selection

00: PA7

01: STPB

10: VREFI

11: AN5

Bit 5~4 PAS15~PAS14: PA6 pin-shared function selection

00: PA6

01: PA6

10: OUVPI

11: AN4

Bit 3~2 **PAS13~PAS12**: PA5 pin-shared function selection

00: PA5

01: PA5

10: PA5

11: AC+

Bit 1~0 **PAS11~PAS10**: PA4 pin-shared function selection

00: PA4

01: PA4

10: PA4

11: AC-

Rev. 1.00 82 April 23, 2025



• PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 **PBS05~PBS04**: PB2 pin-shared function selection

00: PB2 01: PB2

10: PB2 11: TX

Bit 3~2 **PBS03~PBS02**: PB1 pin-shared function selection

00: PB1

01: PB1

10: PB1

11: RX/TX

Bit 1~0 **PBS01~PBS00**: PB0 pin-shared function selection

00: PB0

01: PB0

10: PB0

11: AN6

• PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	_	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	_
POR	0	0	0	0	0	0	_	_

Bit 7~6 **PBS17~PBS16**: PB7 pin-shared function selection

00: PB7/CTCK1

01: PB7/CTCK1

10: PB7/CTCK1

11: CTP0

Bit 5~4 **PBS15~PBS14**: PB6 pin-shared function selection

00: PB6/CTCK0

01: PB6/CTCK0

10: PB6/CTCK0

11: CTP1

Bit 3~2 **PBS13~PBS12**: PB5 pin-shared function selection

00: PB5

01: PB5

10: STP

11: OCP1COUT

Bit 1~0 Unimplemented, read as "0"



PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 pin-shared function selection

00: PC3

01: PC3

10: PC3

11: OSC1

Bit 5~4 PCS05~PCS04: PC2 pin-shared function selection

00: PC2

01: PC2

10: PC2

11: OSC2

Bit 3~2 **PCS03~PCS02**: PC1 pin-shared function selection

00: PC1

01: PC1

10: ABO

11: BUO

Bit 1~0 **PCS01~PCS00**: PC0 pin-shared function selection

00: PC0

01: PC0

10: AUO

11: BBO

PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PCS13	PCS12	PCS11	PCS10
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 PCS13~PCS12: PC5 pin-shared function selection

00: PC5

01: UVPO

10: CTP1B

11: AN3

Bit 1~0 PCS11~PCS10: PC4 pin-shared function selection

00: PC4

01: OVPO

10: CTP0B

11: AN2

• IFS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	STPIPS
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"


Bit 0 **STPIPS**: STPI input source selection

0: PB4 pin 1: ACDO signal



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

READ PORT Function

The READ PORT function is used to manage the reading of the output data from the data latch or I/O pin, which is specially designed for the IEC 60730 self-diagnostic test on the I/O function and A/D paths. There is a register, IECC, which is used to control the READ PORT function. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function. When a specific data pattern, "11001010", is written into the IECC register, the internal signal named IECM will be set high to enable the READ PORT function. If the READ PORT function is enabled, the value on the corresponding pins will be passed to the accumulator ACC when the read port instruction "mov a, Px" is executed where the "x" stands for the corresponding I/O port name.

Note that the READ PORT mode can only control the input path and will not affect the pin-shared function assignment and the current MCU operation. However, when the IECC register content is set to any other values rather than "11001010", the IECM internal signal will be cleared to 0 to disable the READ PORT function, and the reading path will be from the data latch. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function.



• IECC Register

Bit	7	6	5	4	3	2	1	0
Name	IECS7	IECS6	IECS5	IECS4	IECS3	IECS2	IECS1	IECS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0


Bit 7~0 IECS7~IECS0: READ PORT function enable control bit 7 ~ bit 0
11001010: IECM=1 – READ PORT function is enabled
Others: IECM=0 – READ PORT function is disabled

READ PORT Function	Disa	bled	Enabled		
Port Control Register Bit – PxC.n	1	0	1	0	
I/O Function	Pin value				
Digital Input Function	Pin value				
Digital Output Function	0	Data latch value	Pin v	/alue	
UART: RX/TX	Pin value				
Analog Function	0]			

Note: The value on the above table is the content of the ACC register after "mov a, Px" instruction is executed where "x" means the relevant port name.

The additional function of the READ PORT mode is to check the A/D path. When the READ PORT function is disabled, the A/D path from the external pin to the internal analog input will be switched off if the A/D input pin function is not selected by the corresponding selection bits. For the MCU with A/D converter channels, such as A/D AN0~AN6, the desired A/D channel can be switched on by properly configuring the external analog input channel selection bits in the A/D Control Register together with the corresponding analog input pin function is selected. However, the additional function of the READ PORT mode is to force the A/D path to be switched on. For example, when the AN0 is selected as the analog input channel as the READ PORT function is enabled, the AN0 analog input path will be switched on even if the AN0 analog input pin function is not selected. In this way, the AN0 analog input path can be examined by internally connecting the digital output on this shared pin with the AN0 analog input pin switch and then converting the corresponding digital data without any external analog input voltage connected.

Note that the A/D converter reference voltage should be equal to the I/O power supply voltage when examining the A/D path using the READ PORT function.



A/D Channel Input Path Internally Connection

Rev. 1.00 86 April 23, 2025



Programming Considerations

Within the user program, one of the things first to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will be defaulted to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.

Timer Modules - TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, generally abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Standard TM sections.

Introduction

The device contains several TMs and each individual TM can be categorised as a certain type, namely Compact Type TM or Standard Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Standard TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	СТМ	STM
Timer/Counter	√	√
Input Capture	_	√
Compare Match Output	√	√
PWM Output	√	√
Single Pulse Output	_	√
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

TM Function Summary



TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the $xTnCK2\sim xTnCK0$ bits in the xTMn control registers, where "x" stands for C or S type TM and "n" stands for the specific TM serial number. For the STM there is no serial number "n" in the relevant pins, registers and control bits since there is only one STM in the device. The clock source can be a ratio of the system clock, f_{SYS} , or the internal high clock, f_{H} , the f_{SUB} clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.

TM Interrupts

The Compact or Standard type TM each has two internal interrupts, one for each of the internal comparator A or comparator P, which generates a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has one input pin with the label xTCKn while the Standard TM has another input pin with the label STPI. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The STCK pin is also used as the external trigger input pin in single pulse output mode for the STM.

The other STM input pin, STPI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the STIO1~STIO0 bits in the STMC1 register.

The TMs each have two output pins, xTPn and xTPnB. When the TM is in the Compare Match Output Mode, the xTPn pin can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The xTPnB pin outputs the inverted signal of the xTPn. The external xTPn and xTPnB output pins are also the pins where the xTMn generates the PWM output waveform.


As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be configured using the relevant pin-shared function selection bits. The details of the pin-shared function selection are described in the pin-shared function section.

СТ	МО	СТ	M1	STM		
Input	Output	Input	Output	Input	Output	
СТСК0	CTP0, CTP0B	CTCK1	CTP1, CTP1B	STCK, STPI	STP, STPB	

TM External Pins

Rev. 1.00 88 April 23, 2025






STM Function Pin Block Diagram

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA low byte registers, named xTMnAL, using the following access procedures. Accessing the CCRA low byte registers without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- · Writing Data to CCRA
 - Step 1. Write data to Low Byte xTMnAL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte xTMnAH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.


Rev. 1.00 89 April 23, 2025



- · Reading Data from the Counter Registers and CCRA
 - Step 1. Read data from the High Byte xTMnDH or xTMnAH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte xTMnDL or xTMnAL
 - This step reads data from the 8-bit buffer.

Compact Type TM - CTM

The Compact Type TM contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive two external output pins.



Note: 1. As the CTMn external pins are pin-shared with other functions, the relevant pin-shared control bits should be properly configured before using these pins.

2. The CTPnB is the inverted signal of the CTPn.

10-bit Compact Type TM Block Diagram (n=0~1)

Compact Type TM Operation

The size of Compact TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is the 10 bits and therefore compares all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTMn interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Compact Type TM Register Description

Overall operation of the Compact TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the

Rev. 1.00 90 April 23, 2025



internal 10-bit CCRA value. The remaining two registers are control registers which set the different operating and control modes as well as the three CCRP bits.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
CTMnC0	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0				
CTMnC1	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR				
CTMnDL	D7	D6	D5	D4	D3	D2	D1	D0				
CTMnDH	_	_	_	_	_	_	D9	D8				
CTMnAL	D7	D6	D5	D4	D3	D2	D1	D0				
CTMnAH	_	_	_	_	_	_	D9	D8				

10-bit Compact Type TM Register List (n=0~1)

CTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTnPAU: CTMn counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTnCK2~CTnCK0: CTMn counter clock selection

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$

110: CTCKn rising edge clock111: CTCKn falling edge clock

These three bits are used to select the clock source for the CTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

Bit 3 CTnON: CTMn counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the CTMn. Setting the bit high enables the counter to run while clearing the bit disables the CTMn. Clearing this bit to zero will stop the counter from counting and turn off the CTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTMn is in the Compare Match Output Mode or the PWM Output Mode, then the CTMn output pin will be reset to its initial condition, as specified by the CTnOC bit, when the CTnON bit changes from low to high.



Bit 2~0 CTnRP2~CTnRP0: CTMn CCRP 3-bit register, compared with the CTMn counter bit 9 ~ bit 7

Comparator P match period =

0: 1024 CTMn clocks

 $1 \sim 7$: $(1 \sim 7) \times 128$ CTMn clocks

These three bits are used to set the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTnCCLR bit is set to zero. Setting the CTnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

CTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTnM1~CTnM0: CTMn operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits set the required operating mode for the CTMn. To ensure reliable operation the CTMn should be switched off before any changes are made to the CTnM1 and CTnM0 bits. In the Timer/Counter Mode, the CTMn output pin state is undefined.

Bit 5~4 CTnIO1~CTnIO0: CTMn external pin function selection

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTMn is running.

In the Compare Match Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a compare match occurs from the Comparator A. The CTMn output pin can be set to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTMn output pin should be set using the CTnOC bit in the CTMnC1 register. Note that the output level requested by the CTnIO1 and CTnIO0 bits must be different from the initial value setup using the CTnOC bit otherwise no change will occur on the CTMn output pin when a compare match occurs. After the CTMn output pin changes state, it can be reset to its initial level by changing the level of the CTnON bit from low to high.

In the PWM Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a certain compare match condition occurs. The PWM



output function is modified by changing these two bits. It is necessary to only change the values of the CTnIO1 and CTnIO0 bits after the CTMn has been switched off. Unpredictable PWM outputs will occur if the CTnIO1 and CTnIO0 bits are changed when the CTMn is running.

Bit 3 CTnOC: CTMn CTPn output control

Compare Match Output Mode

0: Initial low1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the CTPn output pin. Its operation depends upon whether CTMn is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTnPOL: CTMn CTPn output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the CTPn output pin. When the bit is set high the CTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTMn is in the Timer/Counter Mode.

Bit 1 CTnDPX: CTMn PWM duty/period control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTnCCLR: CTMn counter clear condition selection

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the CTMn contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTnCCLR bit is not used in the PWM Output mode.

CTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D7\simD0**: CTMn Counter Low Byte Register bit $7\sim$ bit 0

CTMn 10-bit Counter bit $7 \sim bit 0$



• CTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: CTMn Counter High Byte Register bit $1\sim$ bit 0

CTMn 10-bit Counter bit $9 \sim$ bit 8

• CTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn CCRA Low Byte Register bit $7 \sim$ bit 0 CTMn 10-bit CCRA bit $7 \sim$ bit 0

• CTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9~D8**: CTMn CCRA High Byte Register bit $7 \sim$ bit 0

CTMn 10-bit CCRA bit $9 \sim bit 8$

Rev. 1.00 94 April 23, 2025



Compact Type TM Operation Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTnM1 and CTnM0 bits in the CTMnC1 register.


Compare Match Output Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMnAF and CTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the CTnCCLR bit in the CTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTnCCLR is high no CTMnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value. However, here the CTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTMn output pin, will change state. The CTMn output pin condition however only changes state when a CTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTMn output pin. The way in which the CTMn output pin changes state are determined by the condition of the CTnIO1 and CTnIO0 bits in the CTMnC1 register. The CTMn output pin can be selected using the CTnIO1 and CTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTMn output pin, which is set after the CTnON bit changes from low to high, is set using the CTnOC bit. Note that if the CTnIO1 and CTnIO0 bits are zero then no pin change will take place.






Compare Match Output Mode - CTnCCLR=0 (n=0~1)

Note: 1. With CTnCCLR=0 a Comparator P match will clear the counter

- 2. The CTMn output pin is controlled only by the CTMnAF flag
- 3. The output pin is reset to its initial state by a CTnON bit rising edge

Rev. 1.00 96 April 23, 2025





Compare Match Output Mode - CTnCCLR=1 (n=0~1)

Note: 1. With CTnCCLR=1 a Comparator A match will clear the counter

- 2. The CTMn output pin is controlled only by the CTMnAF flag
- 3. The output pin is reset to its initial state by a CTnON bit rising edge
- 4. A CTMnPF flag is not generated when CTnCCLR=1



Timer/Counter Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTMn output pins are not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTMn output pins are not used in this mode, the pins can be used as a normal I/O pin or other pin-shared functions.

PWM Output Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to "10" respectively. The PWM function within the CTMn is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the CTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTnCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTnDPX bit in the CTMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTnOC bit in the CTMnC1 register is used to select the required polarity of the PWM waveform while the two CTnIO1 and CTnIO0 bits are used to enable the PWM output or to force the CTMn output pin to a fixed high or low level. The CTnPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=0

CCRP	1~7	0			
Period	CCRP×128	1024			
Duty	CCRA				

If f_{SYS}=20MHz, CTMn clock source is f_{SYS}/4, CCRP=4 and CCRA=128,

The CTMn PWM output frequency= $(f_{SYS}/4)/(4\times128)=f_{SYS}/2048=10$ kHz, duty= $128/(4\times128)=25$ %.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=1

CCRP	1~7	0			
Period	CCRA				
Duty	CCRP×128	1024			

The PWM output period is determined by the CCRA register value together with the CTMn clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.00 98 April 23, 2025






Note: 1. Here CTnDPX=0 - Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation





PWM Output Mode - CTnDPX=1 (n=0~1)

Note: 1. Here CTnDPX=1 - Counter cleared by CCRA


- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation

Rev. 1.00 April 23, 2025



Standard Type TM - STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard Type TM can be controlled with two external input pins and can drive two external output pins.



Note: 1. The STM capture input can be sourced from the external STPI pin or the AC zero-cross detector output signal ACDO, determined by the STPIPS bit in the IFS register.

2. The STM external pins are pin-shared with other functions, the relevant pin-shared control bits should be properly configured before using these pins. The STCK and STPI pins, if used, must also be set as an input by setting the corresponding bits in the port control register.

16-bit Standard Type TM Block Diagram

Standard Type TM Operation

The Standard Type TM core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared with the highest 8 bits in the counter while the CCRA is 16 bits and therefore compares all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The STMRP register is used to store the 8-bit CCRP bits. The remaining two registers are control registers which setup the different operating and control modes.

Rev. 1.00 101 April 23, 2025



Register		Bit										
Name	7	6	5	4	3	2	1	0				
STMC0	STPAU	STCK2	STCK1	STCK0	STON	_	_	_				
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR				
STMDL	D7	D6	D5	D4	D3	D2	D1	D0				
STMDH	D15	D14	D13	D12	D11	D10	D9	D8				
STMAL	D7	D6	D5	D4	D3	D2	D1	D0				
STMAH	D15	D14	D13	D12	D11	D10	D9	D8				
STMRP	D7	D6	D5	D4	D3	D2	D1	D0				

16-bit Standard Type TM Register List

• STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 STPAU: STM counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 STCK2~STCK0: Select STM counter clock

000: f_{SYS}/4 001: f_{SYS} 010: f_H/16 011: f_H/64 100: f_{SUB} 101: f_{SUB}

110: STCK rising edge clock111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

Bit 3 STON: STM counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

Rev. 1.00 102 April 23, 2025



• STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 STM1~STM0: Select STM operating mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

Bit 5~4 STIO1~STIO0: Select STM external pins function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of input source (STPI pin or ACDO signal)

01: Input capture at falling edge of input source (STPI pin or ACDO signal)

10: Input capture at rising/falling edge of input (STPI pin or ACDO signal)

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the STM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The STM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.



Bit 3 STOC: STM STP output control

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the STON bit changes from low to high.

Bit 2 STPOL: STM STP output polarity control

0: Non-inverted

1: Inverted

This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

Bit 1 STDPX: STM PWM duty/period control

0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 STCCLR: Select STM counter clear condition

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard Type TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

Rev. 1.00 104 April 23, 2025



STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM Counter Low Byte Register bit $7 \sim$ bit 0 STM 16-bit Counter bit $7 \sim$ bit 0

STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D15\simD8**: STM Counter High Byte Register bit $7 \sim$ bit 0 STM 16-bit Counter bit 15 \sim bit 8

STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM CCRA Low Byte Register bit $7 \sim$ bit 0 STM 16-bit CCRA bit $7 \sim$ bit 0

STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: STM CCRA High Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 15 ~ bit 8

STMRP Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM CCRP 8-bit Register, Compared with the STM Counter bit 15 ~ bit 8 Comparator P Match period =

0: 65536 STM clocks

1~255: (1~255) ×256 STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



Standard Type TM Operation Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

Compare Match Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be set to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.

Rev. 1.00 106 April 23, 2025






Compare Match Output Mode - STCCLR=0

Note: 1. With STCCLR=0 a Comparator P match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to initial state by a STON bit rising edge





Compare Match Output Mode - STCCLR=1

Note: 1. With STCCLR=1 a Comparator A match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge
- 4. A STMPF flag is not generated when STCCLR=1

Rev. 1.00 108 April 23, 2025



Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square waveform AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

• 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

CCRP	1~255	0			
Period	CCRP×256	65536			
Duty	CCRA				

If f_{SYS}=20MHz, STM clock source is f_{SYS}/4, CCRP=2 and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/(2\times256)=f_{SYS}/2048=10$ kHz, duty= $128/(2\times256)=25\%$.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=1

CCRP	1~255 0				
Period	CCRA				
Duty	CCRP×256	65536			

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.00 109 April 23, 2025






PWM Output Mode - STDPX=0

Note: 1. Here STDPX=0 – Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation

Rev. 1.00 110 April 23, 2025





Note: 1. Here STDPX=1 – Counter cleared by CCRA

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation




Single Pulse Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.


However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Single Pulse Generation

Rev. 1.00 112 April 23, 2025





Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. A STCK pin active edge will automatically set the STON bit high
- 5. In the Single Pulse Mode, STIO[1:0] must be set to "11" and cannot be changed

Rev. 1.00 113 April 23, 2025



Capture Input Mode


To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The capture input signal can be sourced from the external signal supplied on the STPI pin or the ACDO signal which is the AC zero-cross detector output. The input signal active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI pin or ACDO signal the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STPI pin or ACDO signal the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI pin or ACDO signal to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI pin or ACDO signal, however it must be noted that the counter will continue to run. The STCCLR and STDPX bits are not used in this Mode.

There are some considerations that should be noted. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to the CCRA registers by an active capture edge, the STMAF flag will be set high after 0.5 timer clock periods. The delay time from the active capture edge received to the action of latching counter value to CCRA registers is less than 1.5 timer clock periods.

Rev. 1.00 114 April 23, 2025





Capture Input Mode

Note: 1. STM[1:0]=01 and active edge set by the STIO[1:0] bits

- 2. A STM capture input source active edge transfers the counter value to CCRA
- 3. STCCLR bit not used
- 4. No output function STOC and STPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 6. The capture input mode cannot be used if the selected STM counter clock is not available

Rev. 1.00 115 April 23, 2025



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the OCP0 operational amplifier output OCP0AO and OCP1 operational amplifier output OCP1AO, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS and SACS bit fields. More detailed information about the A/D input signal selection will be described in the "A/D converter Control Registers" and "A/D Converter Input Signals" section respectively.

External Input Channels	Internal Signals	A/D Signal Select Bits
7: AN0~AN6	ACDA1X, OCP0AO, OCP1AO, AV _{DD} , AV _{DD} /2, AV _{DD} /4, V _{VR} , V _{VR} /2, V _{VR} /4, AV _{SS}	SAINS3~SAINS0, SACS3~SACS0

The accompanying block diagram shows the internal structure of the A/D converter together with its associated registers and control bits.



Note: The unit gain buffer output VRO can be used as the DAC input of the OCPn and OUVP functions.

A/D Converter Structure

Rev. 1.00 116 April 23, 2025



A/D Converter Register Description

Overall operation of the A/D converter is controlled using several registers. A read only register pair exists to store the A/D Converter data 12-bit value. Three registers, SADC0, SADC1 and SADC2, are control registers which set the operating conditions and control function of the A/D converter. The VBGRC register contains the VBGREN bit to control the bandgap reference voltage.

Register				В	t			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	_	_	_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
VBGRC	_	_	_	_	_	_	_	VBGREN

A/D Converter Register List

A/D Converter Data Registers - SADOL, SADOH

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. The A/D data registers contents will not be cleared if the A/D converter is disabled.

ADRFS		SADOH							SADOH SADOL							
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

A/D Converter Control Registers - SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, three control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog signal is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input. The A/D converter also contains a programmable gain amplifier, PGA, to generate the A/D converter internal reference voltage. The overall operation of the PGA is controlled using the SADC2 register.

Rev. 1.00 117 April 23, 2025



The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$: Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 **ADCEN**: A/D converter function enable control

0: Disable

1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will not be cleared.

Bit 4 ADRFS: A/D conversion data format selection

0: A/D converter data format → SADOH=D[11:4]; SADOL=D[3:0]

1: A/D converter data format → SADOH=D[11:8]; SADOL=D[7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog input channel selection

0000: AN0

0001: AN1

0010: AN2

0011: AN3

0100: AN4

0101: AN5

0110: AN6

0111~1111: Non-existed channel, input floating if selected

Rev. 1.00 118 April 23, 2025



SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	0	0	0	0	_	0	0	0

Bit 7~4 SAINS0: A/D converter input signal selection

0000: External source - External analog channel intput, ANn

0001: Internal source – A/D converter power supply voltage, AV_{DD}

0010: Internal source – A/D converter power supply voltage divided by 2, $AV_{DD}/2$ 0011: Internal source – A/D converter power supply voltage divided by 4, $AV_{DD}/4$

0100: External source – External analog channel intput, ANn

0101: Internal source – A/D converter PGA output voltage, V_{VR}

0110: Internal source – A/D converter PGA output voltage divided by 2, V_{VR}/2

0111: Internal source – A/D converter PGA output voltage divided by 4, VvR/4

1000: Internal source – AC zero-cross detector OPA1 output, ACDA1X

1001: Internal source – OCP0 operational amplifier output, OCP0AO 1010: Internal source – OCP1 operational amplifier output, OCP1AO

1011: Internal source – Ground, AV_{SS}

1100~1111: External source – External analog channel input, ANn

When the internal analog signal is selected to be converted, the external channel input pin will automatically be switched off regardless of the SACS bit field value. It will prevent the external channel input from being connected together with the internal analog signal.

Bit 3 Unimplemented, read as "0"

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: fsys 001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/32 110: fsys/64

111: f_{SYS}/128

SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7 ADPGAEN: PGA and Unit Gain Buffer enable control

0: Disable 1: Enable

This bit is used to control the A/D converter internal PGA function. This bit also controls the enable of the internal unit gain buffer which drivers the OCPn and OUVP functions.

Bit 6~5 Unimplemented, read as "0"

Bit 4 **PGAIS**: PGA input voltage selection

0: From VREFI pin

1: From internal reference voltage V_{BGREF}

When the internal independent reference voltage V_{BGREF} is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. In addition, the internal bandgap reference V_{BGREF} should be enabled by setting the VBGREN bit in the VBGRC register to "1".



Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage select

00: Internal A/D converter power, AV_{DD}

01: External VREF pin

1x: Internal PGA output voltage, V_{VR}

These bits are used to select the A/D converter reference voltage source. When the internal reference voltage source is selected, the reference voltage derived from the external VREF pin will automatically be switched off.

Bit 1~0 PGAGS1~PGAGS0: PGA gain select

00: Gain=1

01: Gain=1.667 - V_{VR} =2V as V_{RI} =1.2V

10: Gain= $2.5 - V_{VR} = 3V$ as $V_{RI} = 1.2V$

11: Gain= $3.333 - V_{VR}$ =4V as V_{RI} =1.2V

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.

Bandgap Referenc Voltage Control Register - VBGRC

A high performance bandgap voltage reference is included in this device. It has an accurate voltage reference output, V_{BGREF} , when input supply voltage change or temperature variation. The VBGRC register is used to control the bandgap reference voltage circuit enable or disable.

VBGRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	VBGREN
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Bandgap reference voltage control

0: Disable 1: Enable

This bit is used to enable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the V_{BGREF} voltage is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate. When this bit is cleared to 0, the Bandgap voltage output V_{BGREF} is in a low state.

A/D Converter Reference Voltage

The actual reference voltage supply to the A/D converter can be supplied from the positive power supply, AV_{DD} , or the A/D converter OPA output, V_{VR} , or an external reference source supplied on pin VREF, determined by the SAVRS bit field in the SADC2 register. The internal reference voltage is amplified through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 and selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The PGA input can come from the external reference input pin, VREFI or V_{BGREF} , selected by the PGAIS bit in the SADC2 register.

As the VREFI and VREF pins both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREFI or VREF pin will automatically be switched off by hardware.

Note that the internal Bandgap reference circuit should first be enabled before the V_{BGREF} is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

Rev. 1.00 April 23, 2025



SAVRS[1:0]	Reference	Description
00	AV _{DD}	Internal A/D converter power supply voltage
01	VREF pin	External A/D converter reference pin VREF
10, 11	V_{VR}	Internal A/D converter OPA output voltage

A/D Converter Reference Voltage Selection

A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function control bits in the PxSn registers determine whether the external input pins are set as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is set to be an A/D converter analog channel input, the original pin function will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are set through register programming, will be automatically disconnected if the pins are set as A/D inputs. Note that it is not necessary to first set the A/D pin as an input in the port control register to enable the A/D input as when the relevant A/D input function selection bits enable an A/D input, the status of the port control register will be overridden.

The A/D converter also has several internal analog input options, such as the AC zero-cross detector OPA1 output, OCP0/OCP1 operational amplifier outputs, A/D converter power divided by 4. The internal analog input signal is selected by setting the SAINS3~SAINS0 bits. If the SAINS3~SAINS0 bits are set to "0000", "0100" or "1100~1111", the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS bit field value. It will prevent the external channel input from being connected together with the internal analog signal.

SAINS[3:0]	SACS[3:0]	Input Signals	Description		
0000, 0100,	0000~0110	AN0~AN6	External channel analog input ANn		
1100~1111	0111~1111	_	Floating, no external channel is selected		
0001	xxxx AV _{DD}		A/D converter power supply voltage		
0010	xxxx AV _{DD} /2		A/D converter power supply voltage divided by 2		
0011	xxxx AV _{DD} /4		A/D converter power supply voltage divided by 4		
0101	xxxx	V_{VR}	A/D converter PGA output voltage		
0110	xxxx	V _{VR} /2	A/D converter PGA output voltage divided by 2		
0111	xxxx	V _{VR} /4	A/D converter PGA output voltage divided by 4		
1000	xxxx	ACDA1X	AC zero-cross detector OPA1 output		
1001	xxxx	OCP0AO	OCP0 operational amplifier output		
1010	xxxx	OCP1AO	OCP1 operational amplifier output		
1011	xxxx	AVss	Connected to ground		

"x": Don't care

A/D Converter Input Signal Selection

Rev. 1.00 121 April 23, 2025



A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ bit will be cleared to 0. In addition, the corresponding A/D interrupt request flag in the interrupt control register will be set, and an internal A/D interrupt signal will be generated. If the A/D interrupt is enabled, this A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS}, can be chosen to be either f_{SYS} or a subdivided version of f_{SYS}. The division ratio value is determined by the SACKS bit field in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK}, is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, special care must be taken, as the values may be beyond the specified A/D Clock Period range.

				A/D Clock P	eriod (t _{ADCK})			
f _{sys}	SACKS[2:0] = 000 (f _{sys})	SACKS[2:0] = 001 (f _{SYS} /2)	SACKS[2:0] = 010 (f _{sys} /4)	SACKS[2:0] = 011 (fsys/8)	SACKS[2:0] = 100 (f _{sys} /16)	SACKS[2:0] = 101 (f _{sys} /32)	SACKS[2:0] = 110 (f _{sys} /64)	SACKS[2:0] = 111 (fsys/128)
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	128µs*
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	10.67µs*
16MHz	62.5ns*	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs
20MHz	50ns*	100ns*	200ns*	400ns*	800ns	1.6µs	3.2µs	6.4µs

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry, a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by configuring the relevant pin-shared control bits, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

Rev. 1.00 122 April 23, 2025




Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an analog signal A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate = $1/(A/D \text{ clock period } \times 16)$

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16 \, t_{ADCK}$ where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing - External Channel Input

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to one.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS3~SAINS0 bits.

Selecting the external channel input to be converted, go to Step 4.

Selecting the internal analog signal to be converted, go to Step 5.

• Step 4

If the SAINS3~SAINS0 bits are set to select the external channel input, the corresponding pin should be configured as an A/D input function by selecting the relevant pin-shared control bits. Then the desired external channel input is selected by configuring the SACS3~SACS0 bits. Then go to Step 6.

Rev. 1.00 123 April 23, 2025



• Step 5

If the SAINS3~SAINS0 bits are set to "0001"~"0011" or "0101"~"1011", the relevant internal analog signal will be selected. When the internal analog signal is selected to be converted, the external channel analog input will automatically be disconnected. Then go to Step 6.

• Step 6

Select the A/D converter output data format by configuring the ADRFS bit.

• Step 7

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits.

Select the PGA input signal and the desired PGA gain if the PGA output voltage, V_{VR} , is selected as the A/D converter reference voltage.

· Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to zero in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of reference voltage value divided by 4096.

$$1\ LSB = V_{REF} \div 4096$$

The A/D Converter input voltage value can be calculated using the following equation:


A/D input voltage = A/D output digital value
$$\times$$
 ($V_{REF} \div 4096$)

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage source determined by the SAVRS field.

Rev. 1.00 124 April 23, 2025





A/D Conversion Programming Examples

The following two programming examples illustrate how to set and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example 1: using an ADBZ polling method to detect the end of conversion

```
clr ADE
                     ; disable ADC interrupt
                     ; select f<sub>sys</sub>/8 as A/D clock and A/D input
mov a,03H
mov SADC1, a
                     ; signal comes from external channel
mov a,00H
                     ; select AV_{DD} as the A/D reference voltage source
mov SADC2, a
                      ; setup PASO to configure pin ANO
mov a,08H
mov PASO, a
mov a, 20H
                      ; enable A/D converter and select ANO as the A/D external channel
                      ; input
mov SADCO, a
start conversion:
clr START
                     ; high pulse on start bit to initiate conversion
set START
                     ; reset A/D
clr START
                      ; start A/D
polling EOC:
                      ; poll the SADCO register ADBZ bit to detect end of A/D
sz ADBZ
                      ; conversion
jmp polling EOC
                      ; continue polling
mov a, SADOL
                     ; read low byte conversion result value
mov SADOL buffer, a
                     ; save result to user defined register
mov a, SADOH
                     ; read high byte conversion result value
mov SADOH buffer,a
                    ; save result to user defined register
jmp start conversion ; start next A/D conversion
```



Example 2: using the interrupt method to detect the end of conversion


```
clr ADE
                                                          ; disable ADC interrupt
                                                        ; select f_{\text{SYS}}/8 as A/D clock and A/D input
mov a,03H
                                                       ; signal comes from external channel
mov SADC1,a
mov a,00H
                                                         ; select AV_{\text{DD}} as the A/D reference voltage source
mov SADC2,a
                                                        ; setup PASO to configure pin ANO
mov a,08h
mov PASO,a
mov a,20H
                                                       ; enable A/D converter and select ANO as the A/D external channel
                                                         ; input
mov SADCO, a
Start conversion:
clr START
                                              ; high pulse on START bit to initiate conversion
set START
                                                       ; reset A/D
clr START
                                                       ; start A/D
                                                       ; clear ADC interrupt request flag
clr ADF
set ADE
                                                       ; enable ADC interrupt
set EMI
                                                       ; enable global interrupt
ADC_ISR: ; ADC interrupt service routine mov acc_stack,a ; save ACC to mean definition and a small a s
                                                       ; save ACC to user defined memory
mov a,STATUS
mov status stack, a ; save STATUS to user defined memory
mov a,SADOL
                                                      ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a, SADOH ; read high byte conversion result value
mov SADOH buffer,a ; save result to user defined register
EXIT_INT_ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```

Rev. 1.00 126 April 23, 2025



Over Current Protection - OCP0 & OCP1

The device includes two over current protection functions which provide a current protection mechanism for applications. The current on the OCPnI pin is converted to a relevant voltage level according to the current value using the OCPn operational amplifier. It is then compared with a reference voltage generated by an 8-bit D/A converter. When an over current event occurs, an OCPn interrupt will be generated.



Note: 1. As the OCPn function relevant external pins are pin-shared with general I/O or other functions, ensure that the corresponding pin-shared function registers has been configured properly before using the OCPn function.

- 2. V_{RO} is sourced from the A/D converter unit gain buffer output.
- 3. For the OCP1 function, its OCP1I input is not connected to the external package but internally connected to the IOVPI input.

Over Current Protection Circuit (n=0~1)

Over Current Protection Operation

The OCPn circuit is used to prevent the input current from exceeding a specific level. The current on the OCPnI input is converted to a voltage and then amplified by the OCPn Programmable Gain Amplifier (PGA) with a programmable gain from 1 to 50 selected by the Gn2~Gn0 bits in the OCPnC1 register. The PGA consists of an operational amplifier and two resistors; the PGA gain can be positive or negative determined by input voltage connecting to positive input or negative input of the PGA. This PGA can also be configured to operate in the non-inverting, inverting or input offset calibration mode determined by the OCPnEN1~OCPnEN0 bits in the OCPnC0 register. After the current is converted and amplified to a specific voltage level, it will be compared with a reference voltage provided by an 8-bit D/A converter. The 8-bit D/A converter reference voltage can be supplied by AVDD, VRO or the external VREF pin, which is selected by the OCPnVRS1~OCPnVRS0 bits in the OCPnC0 register. The comparator output, OCPnCOUT, will first be filtered with a certain de bounce time period selected by the OCPnDEB2~OCPnDEB0 bits in the OCPnC1 register. Then a filtered OCPn comparator digital comparator output, OCPnO, is obtained to indicate whether an over current condition occurs or not. The OCPnO bit will be set to 1 if an over current condition occurs. Otherwise, the OCPnO bit is zero. Once an over current event occurs, i.e., the converted voltage of the OCPnI input current is greater than the reference voltage, the corresponding interrupt will be generated.

Rev. 1.00 127 April 23, 2025



Note that the debounce clock, f_{DEB} , comes from the system clock, f_{SYS} . The operational amplifier output voltage can be read out by the A/D converter through an A/D internal input channel. The D/A converter output voltage is controlled by the OCPnDA register.

Over Current Protection Registers

Overall operation of the over current protection is controlled using several registers. The OCPnDA register is used to provide the reference voltage for the over current protection circuit. The OCPnOCAL and OCPnCCAL registers are used to cancel out the operational amplifier and comparator input offset. The OCPnC0 and OCPnC1 registers are control registers which control the OCPn function, D/A converter reference voltage selection, PGA gain selection, comparator debounce time together with the hysteresis function.

Register				Bit	:			
Name	7	6	5	4	3	2	1	0
OCPnC0	OCPnEN1	OCPnEN0	OCPnVRS1	OCPnVRS0	OCPnCHY	_	_	OCPnO
OCPnC1	_	_	Gn2	Gn1	Gn0	OCPnDEB2	OCPnDEB1	OCPnDEB0
OCPnDA	D7	D6	D5	D4	D3	D2	D1	D0
OCPnOCAL	OCPnOOFM	OCPnORSP	OCPnOOF5	OCPnOOF4	OCPnOOF3	OCPnOOF2	OCPnOOF1	OCPnOOF0
OCPnCCAL	OCPnCOUT	OCPnCOFM	OCPnCRSP	OCPnCOF4	OCPnCOF3	OCPnCOF2	OCPnCOF1	OCPnCOF0

Over Current Protection Register List (n=0~1)

OCPnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	OCPnEN1	OCPnEN0	OCPnVRS1	OCPnVRS0	OCPnCHY	_	_	OCPnO
R/W	R/W	R/W	R/W	R/W	R/W	_	_	R
POR	0	0	0	0	0	_	_	0

Bit 7~6 **OCPnEN1~OCPnEN0**: OCPn function operating mode selection

00: OCPn function is disabled, S1 and S3 on, S0 and S2 off

01: Non-inverting mode, S0 and S3 on, S1 and S2 off

10: Inverting mode, S1 and S2 on, S0 and S3 off

11: Calibration mode, S1 and S3 on, S0 and S2 off

Note that when the Gn[2:0]=000 and the OCPnEN[1:0]=01, S0 on, S1, S2 and S3 off.

Bit 5~4 OCPnVRS1~OCPnVRS0: OCPn D/A converter reference voltage selection

00: From AV_{DD}

01: From VREF pin

10: From V_{RO}

11: From AV_{DD}

Bit 3 OCPnCHY: OCPn comparator hysteresis function control

0: Disable

1: Enable

Bit 2~1 Unimplemented, read as "0"

Bit 0 OCPnO: OCPn comparator digital output bit (after debounce)

0: No over current situation occurred

1: Over current situation occurred

Rev. 1.00 128 April 23, 2025



OCPnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	Gn2	Gn1	Gn0	OCPnDEB2	OCPnDEB1	OCPnDEB0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 Gn2~Gn0: OCPn PGA R2/R1 ratio selection

000: Unite gain buffer (non-inverting mode) or R2/R1=1 (inverting mode)

001: R2/R1=5 010: R2/R1=10 011: R2/R1=15 100: R2/R1=20 101: R2/R1=30 110: R2/R1=40 111: R2/R1=50

These bits are used to select the R2/R1 ratio to obtain various gain values for inverting and non-inverting mode. The calculating formula of the PGA gain for the inverting and non-inverting mode is described in the "Input Voltage Range" section.

Bit 2~0 **OCPnDEB2~OCPnDEB0**: OCPn output filter debounce time selection

000: Bypass, without debounce

001: (1~2)×t_{DEB} 010: (3~4)×t_{DEB} 011: (7~8)×t_{DEB} 100: (15~16)×t_{DEB} 101: (31~32)×t_{DEB} 110: (63~64)×t_{DEB} 111: (127~128)×t_{DEB}

Note: $t_{DEB}=1/f_{SYS}$.

OCPnDA Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: OCPn D/A converter output voltage control bits

DAC Output = (D/A converter reference voltage/256)×OCPnDA[7:0]

OCPnOCAL Register

Bit	7	6	5	4	3	2	1	0
Name	OCPnOOFM	OCPnORSP	OCPnOOF5	OCPnOOF4	OCPnOOF3	OCPnOOF2	OCPnOOF1	OCPnOOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

Bit 7 OCPnOOFM: OCPn Operational Amplifier Input Offset Calibration Mode enable control

0: Input Offset Calibration Mode disable

1: Input Offset Calibration Mode enable

This bit is used to control the OCPn operational amplifier input offset Calibration function. The OCPnEN1 and OCPnEN0 bits must first be set to "11" and then the OCPnOOFM bit must be set to 1 followed by the OCPnCOFM bit being setting to 0, then the operational amplifier input offset Calibration mode will be enabled. Refer to the "Operational Amplifier Input Offset Calibration" section for the detailed offset Calibration procedures.



Bit 6 OCPnORSP: OCPn Operational Amplifier Input Offset Calibration Reference selection

0: Select negative input as the reference input

1: Select positive input as the reference input

Bit 5~0 OCPnOOF5~OCPnOOF0: OCPn Operational Amplifier Input Offset Calibration value This 6-bit field is used to perform the operational amplifier input offset Calibration operation and the value for the OCPn operational amplifier input offset Calibration can be restored into this bit field. More detailed information is described in the "Operational Amplifier Input Offset Calibration" section.

OCPnCCAL Register

ĺ	Bit	7	6	5	4	3	2	1	0
	Name	OCPnCOUT	OCPnCOFM	OCPnCRSP	OCPnCOF4	OCPnCOF3	OCPnCOF2	OCPnCOF1	OCPnCOF0
	R/W	R	R/W						
ĺ	POR	0	0	0	1	0	0	0	0

Bit 7 OCPnCOUT: OCPn comparator output, positive logic (before debounce)

0: Positive input voltage < Negative input voltage

1: Positive input voltage > Negative input voltage

Bit 6 OCPnCOFM: OCPn Comparator Input Offset Calibration Mode enable control

0: Input Offset Calibration Mode disable

1: Input Offset Calibration Mode enable

This bit is used to control the OCPn comparator input offset Calibration function. The OCPnEN1 and OCPnEN0 bits must first be set to "11" and then the OCPnCOFM bit must be set to 1 followed by the OCPnOOFM bit being setting to 0, then the comparator input offset calibration mode will be enabled. Refer to the "Comparator Input Offset Calibration" section for the detailed offset calibration procedures.

Bit 5 OCPnCRSP: OCPn Comparator Input Offset Calibration Reference selection

0: Select negative input as the reference input

1: Select positive input as the reference input

Bit 4~0 OCPnCOF4~OCPnCOF0: OCPn Comparator Input Offset Calibration value

This 5-bit field is used to perform the comparator input offset calibration operation and the value for the OCPn comparator input offset calibration can be restored into this bit field. More detailed information is described in the "Comparator Input Offset Calibration" section.

Input Voltage Range

Together with different PGA operating modes, the input voltage can be positive or negative for flexible operation. The PGA output for the positive or negative input voltage is calculated based on different formulas and described by the following.

• For input voltages $V_{\rm IN}$ > 0, the PGA operates in the non-inverting mode and the PGA output is obtained using the formula below:

$$V_{OUT} = (1 + R2/R1) \times V_{IN}$$

• When the PGA operates in the non-inverting mode by setting the OCPnEN[1:0] to "01" with unity gain select by setting the Gn[2:0] to "000", the PGA will act as a unit-gain buffer whose output is equal to $V_{\rm IN}$.

$$V_{OUT} = V_{IN}$$

• For input voltages $0 > V_{\rm IN} >$ -0.2V, the PGA operates in the inverting mode and the PGA output is obtained using the formula below. Note that if the input voltage is negative, it cannot be lower than -0.2V which will result in current leakage.

$$V_{OUT} = -(R2/R1) \times V_{IN}$$

Rev. 1.00 April 23, 2025



Input Offset Calibration

The OCPn circuit has four operating modes controlled by the OCPnEN[1:0] bit field, one of them is calibration mode. In calibration mode, operational amplifier and comparator offset can be calibrated.

Operational Amplifier Input Offset Calibration

- Step 1: Set OCPnEN[1:0]=11, OCPnOOFM=1, OCPnCOFM=0 and OCPnORSP=1, the OCPn will operate in the operational amplifier input offset calibration mode.
- Step 2: Set OCPnOOF[5:0]=000000 and then read the OCPnCOUT bit.
- Step 3: Increase the OCPnOOF[5:0] value by 1 and then read the OCPnCOUT bit.

If the OCPnCOUT bit state has not changed, then repeat Step 3 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnOOF value as $V_{\rm OOS1}$ and then go to Step 4.

- Step 4: Set OCPnOOF[5:0]=111111 and read the OCPnCOUT bit.
- Step 5: Decrease the OCPnOOF[5:0] value by 1 and then read the OCPnCOUT bit.

If the OCPnCOUT bit state has not changed, then repeat Step 5 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnOOF value as $V_{\rm OOS2}$ and then go to Step 6.

Step 6: Restore the operational amplifier input offset calibration value V_{OOS} into the OCPnOOF[5:0] bit field. The offset Calibration procedure is now finished.

Where $V_{OOS} = (V_{OOS1} + V_{OOS2})/2$

Note: S4 is off. In this mode, the operational amplifier outputs to OCPnCOUT bypassing the comparator.

Comparator Input Offset Calibration

- Step 1: Set OCPnEN[1:0]=11, OCPnCOFM=1 and OCPnOOFM=0, the OCPn will now operate in the comparator input offset calibration mode.
- Step 2: Set OCPnCOF[4:0]=00000 and read the OCPnCOUT bit.
- Step 3: Increase the OCPnCOF[4:0] value by 1 and then read the OCPnCOUT bit.

If the OCPnCOUT bit state has not changed, then repeat Step 3 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnCOF value as $V_{\rm COS1}$ and then go to Step 4.

- Step 4: Set OCPnCOF[4:0]=11111 and then read the OCPnCOUT bit.
- Step 5: Decrease the OCPnCOF[4:0] value by 1 and then read the OCPnCOUT bit.

If the OCPnCOUT bit state has not changed, then repeat Step 5 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnCOF value as $V_{\rm COS2}$ and then go to Step 6.

Step 6: Restore the comparator input offset calibration value V_{cos} into the OCPnCOF[4:0] bit field. The offset Calibration procedure is now finished.


Where $V_{COS} = (V_{COS1} + V_{COS2})/2$

Note: S4 is on and the D/A converter is off. This situation is only available for comparator calibration procedure. In the normal operation mode, S4 is off.



Over/Under Voltage Protection - OUVP

The device includes an Over/Under Voltage Protection (OUVP) function which provides a voltage protection mechanism for applications. The input voltage on the OUVPI pin is compared with two reference voltages generated by two 12-bit D/A converter respectively. When an over or under voltage condition occurs, an OVP or UVP interrupt will be generated.



Note: 1. As the OVP function relevant external pins are pin-shared with general I/O or other functions, ensure that the corresponding pin-shared function registers has been configured properly before using the OVP function.

2. V_{RO} is sourced from the A/D converter unit gain buffer output.

Over/Under Voltage Protection Circuit

Over Voltage Protection Operation

The OVP circuit is used to prevent the input voltage from exceeding a specific level. The OUVPI pin input voltage is compared with a reference voltage provided by an 12-bit D/A converter. The 12-bit D/A converter reference input signal is supplied by AV_{DD} , V_{RO} or the external VREF pin, which is selected by the OVPVRS1 \sim OVPVRS0 bits. The comparator output, OVPO, will be filtered with a certain debounce time period selected by the OVPDEB1 \sim OVPDEB0 bits in the OUVPC0 register. Then a filtered OVP digital comparator output, OVPINT, is obtained to indicate whether an over voltage condition occurs or not, which will further trigger the OVP interrupt. The comparator in the OVP circuit also has hysteresis function controlled by the OVPCHY bit.

Under Voltage Protection Operation

The UVP circuit is used to prevent the input voltage from being less than a specific level. The OUVPI pin input voltage is compared with a reference voltage provided by an 12-bit D/A converter. The 12-bit D/A converter reference input signal is supplied by AV_{DD}, V_{RO} or the external VREF pin, which is selected by the UVPVRS1~UVPVRS0 bits. The comparator output, UVPO, will be filtered with a certain debounce time period selected by the UVPDEB1~UVPDEB0 bits in the OUVPC1 register. Then a filtered UVP digital comparator output, UVPINT, is obtained to indicate whether an

Rev. 1.00 132 April 23, 2025



under voltage condition occurs or not, which will further trigger the UVP interrupt. The comparator in the UVP circuit also has hysteresis function controlled by the UVPCHY bit.

Over/Under Voltage Protection Registers

Overall operation of the OUVP function is controlled using several registers. The OVPDA and UVPDA registers are used to provide reference voltage for the OVP and UVP circuits respectively. The OUVPC0~OUVPC3 control registers are used to control the OVP/UVP function, D/A converter reference voltage selection, comparator debounce time selection, comparator hysteresis function and comparator output polarity control, etc.

Register					Bit			
Name	7	6	5	4	3	2	1	0
OVPDA	D7	D6	D5	D4	D3	D2	D1	D0
UVPDA	D7	D6	D5	D4	D3	D2	D1	D0
OUVPC0	_	_	OVPEN	OVPCHY	OVPVRS1	OVPVRS0	OVPDEB1	OVPDEB0
OUVPC1	_	_	UVPEN	UVPCHY	UVPVRS1	UVPVRS0	UVPDEB1	UVPDEB0
OUVPC2	OVPO	OVPCOFM	OVPCRS	OVPCOF4	OVPCOF3	OVPCOF2	OVPCOF1	OVPCOF0
OUVPC3	UVPO	UVPCOFM	UVPCRS	UVPCOF4	UVPCOF3	UVPCOF2	UVPCOF1	UVPCOF0

Over/Under Voltage Protection Register List

OVPDAH & OVPDAL Registers

Register				OVF	DAH				OVPDAL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_		_	_	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0	0	0	0	0	0	0	0	0

"—": Unimplemented, read as "0"

D11~D8: OVP DAC reference output voltage control high byte

D7~D0: OVP DAC reference output voltage control low byte

OVP DAC Output = (OVP DAC reference voltage /4096) \times D[11:0]

Note: Each time when the OVPDAH register is written, the whole 12-bit data will be loaded into the D/A converter and a conversion cycle will be initiated.

• UVPDAH & UVPDAL Registers

Register				UVP	DAH							UVP	DAL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_	_	_	_	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	_	_	_	R/W											
POR	_	_	_	_	0	0	0	0	0	0	0	0	0	0	0	0

"—": Unimplemented, read as "0"

D11~D8: UVP DAC reference output voltage control high byte

D7~D0: UVP DAC reference output voltage control low byte

UVP DAC Output = (UVP DAC reference voltage / 4096) × D[11:0]

Note: Each time when the OVPDAH register is written, the whole 12-bit data will be loaded into the D/A converter and a conversion cycle will be initiated.

Rev. 1.00 133 April 23, 2025



OUVPC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	OVPEN	OVPCHY	OVPVRS1	OVPVRS0	OVPDEB1	OVPDEB0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **OVPEN**: OVP function enable control

0: Disable 1: Enable

If the OVPEN bit is cleared to 0, the over voltage protection function is disabled and no power will be consumed. This results in the comparator and D/A converter of the OVP both being switched off.

Bit 4 **OVPCHY**: OVP comparator hysteresis enable control

0: Disable 1: Enable

Bit 3~2 **OVPVRS1~OVPVRS0**: OVP DAC reference voltage selection

00: From AV_{DD} 01: From VREF pin 10: From V_{RO} 11: From AV_{DD}

Bit 1~0 **OVPDEB1~OVPDEB0**: OVP comparator debounce time selection

00: No debounce 01: (7~8)×t_{DEB} 10: (15~16)×t_{DEB} 11: (31~32)×t_{DEB} Note: t_{DEB}=1/f_{SYS}.

OUVPC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	UVPEN	UVPCHY	UVPVRS1	UVPVRS0	UVPDEB1	UVPDEB0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 UVPEN: UVP function enable control

0: Disable 1: Enable

If the UVPEN bit is cleared to 0, the under voltage protection function is disabled and no power will be consumed. This results in the comparator and D/A converter of the UVP both being switched off.

Bit 4 UVPCHY: UVP comparator hysteresis enable control

0: Disable 1: Enable

Bit 3~2 UVPVRS1~UVPVRS0: UVP DAC reference voltage selection

00: From AV_{DD} 01: From VREF pin 10: From V_{RO} 11: From AV_{DD}

Bit 1~0 **UVPDEB1~UVPDEB0**: UVP comparator debounce time selection

00: No debounce 01: (7~8)×t_{DEB} 10: (15~16)×t_{DEB} 11: (31~32)×t_{DEB} Note: t_{DEB}=1/f_{SYS}.



OUVPC2 Register

Bit	7	6	5	4	3	2	1	0
Name	OVPO	OVPCOFM	OVPCRS	OVPCOF4	OVPCOF3	OVPCOF2	OVPCOF1	OVPCOF0
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	0	0	0	0

Bit 7 **OVPO**: OVP comparator output bit

0: Positive input voltage < Negative input voltage

1: Positive input voltage > Negative input voltage

Bit 6 **OVPCOFM**: OVP comparator operating mode selection

0: Normal operation mode

1: Input offset voltage calibration mode

This bit is used to select the OVP comparator operating mode. To select the comparator input offset cancellation mode, the OVPCOFM bit must be set to 1. Refer to the "OVP Comparator Calibration" section for the detailed offset cancellation procedures.

Bit 5 **OVPCRS**: OVP comparator input offset voltage calibration reference selection

0: Select negative input as the reference input

1: Select positive input as the reference input

Bit 4~0 **OVPCOF4~OVPCOF0**: OVP comparator input offset voltage calibration control

This 5-bit field is used to perform the comparator input offset cancellation operation and the value for the OVP comparator input offset cancellation can be restored into this bit field. More detailed information is described in the "OVP Comparator Calibration" section.

OUVPC3 Register

Bit	7	6	5	4	3	2	1	0
Name	UVPO	UVPCOFM	UVPCRS	UVPCOF4	UVPCOF3	UVPCOF2	UVPCOF1	UVPCOF0
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	0	0	0	0

Bit 7 UVPO: UVP comparator output bit

0: Positive input voltage < Negative input voltage

1: Positive input voltage > Negative input voltage

Bit 6 UVPCOFM: UVP comparator operating mode selection

0: Normal operation mode

1: Input offset voltage calibration mode

This bit is used to select the UVP comparator operating mode. To select the comparator input offset cancellation mode, the UVPCOFM bit must be set to 1. Refer to the "UVP Comparator Calibration" section for the detailed offset cancellation procedures.

Bit 5 UVPCRS: UVP comparator input offset voltage calibration reference selection

0: Select negative input as the reference input

1: Select positive input as the reference input

Bit 4~0 UVPCOF4~UVPCOF0: UVP comparator input offset voltage calibration control

This 5-bit field is used to perform the comparator input offset cancellation operation and the value for the UVP comparator input offset cancellation can be restored into this bit field. More detailed information is described in the "UVP Comparator Calibration" section.

Rev. 1.00 135 April 23, 2025



Comparator Input Offset Calibration

As the OUVPI input is pin-shared with other pin functions, it should be configured as the OUVPI input pin function first by configuring the relevant pin-shared control bits. It should be noted that before offset calibration, the hysteresis voltage should be zero by clearing the OVPCHY or UVPCHY bit to zero. For comparator input offset calibration, the procedures are summarised as the following.

OVP Comparator Calibration

- Step 1. Set OVPCOFM=1, OVPCRS=1, the OVP is now in the comparator offset calibration mode, S0 and S2 are on. To make sure Vos as minimised as possible after calibration, the input reference voltage in calibration mode should be the same as input DC operating voltage in normal mode operation.
- Step 2. Set OVPCOF[4:0]=00000 and then read the OVPO bit status.
- Step 3. Increase the OVPCOF[4:0] value by 1 and then read the OVPO bit status. If the OVPO state has not changed, repeat Step3 until the OVPO bit state has changed. If the OVPO state has changed, record the OVPCOF[4:0] value as $V_{\rm OS1}$ and then go to Step4.
- Step 4. Set OVPCOF[4:0]=11111 and then read the OVPO bit status.
- Step 5. Decrease the OVPCOF[4:0] value by 1 and then read the OVPO bit status.

 If the OVPO state has not changed, repeat Step5 until the OVPO bit state has changed. If the OVPO state has changed, record the OVPCOF[4:0] value as V_{OS2} and then go to Step6.
- Step 6. Restore $V_{OS}=(V_{OS1}+V_{OS2})/2$ to the OVPCOF[4:0] bits. The calibration is finished. If $(V_{OS1}+V_{OS2})/2$ is not integral, discard the decimal. Residue $V_{OS}=V_{OUT}-V_{IN}$.

UVP Comparator Calibration


- Step 1. Set UVPCOFM=1, UVPCRS=0, the UVP is now in the comparator offset calibration mode, S4 and S5 are on. To make sure $V_{\rm OS}$ as minimised as possible after calibration, the input reference voltage in calibration mode should be the same as input DC operating voltage in normal mode operation.
- Step 2. Set UVPCOF[4:0]=00000 and then read the UVPO bit status.
- Step 3. Increase the UVPCOF[4:0] value by 1 and then read the UVPO bit status. If the UVPO state has not changed, repeat Step3 until the UVPO bit state has changed. If the UVPO state has changed, record the UVPCOF[4:0] value as $V_{\rm OS1}$ and then go to Step4.
- Step 4. Set UVPCOF[4:0]=11111 and then read the UVPO bit status.
- Step 5. Decrease the UVPCOF[4:0] value by 1 and then read the UVPO bit status. If the UVPO state has not changed, repeat Step5 until the UVPO bit state has changed. If the UVPO state has changed, record the UVPCOF[4:0] value as $V_{\rm OS2}$ and then go to Step6.
- Step 6. Restore $V_{OS}=(V_{OS1}+V_{OS2})/2$ to the UVPCOF[4:0] bits. The calibration is finished. If $(V_{OS1}+V_{OS2})/2$ is not integral, discard the decimal. Residue $V_{OS}=V_{OUT}-V_{IN}$.

Rev. 1.00 136 April 23, 2025



Independent Over Voltage Protection - IOVP

This device also includes an Independent Over Voltage Protection (IOVP) function which is always enabled. The IOVP circuit operates by comparing the input voltage on the IOVPI pin with an analog power supply divided voltage which is selected by configuration option. When an over voltage condition occurs, an IOVP interrupt will be generated.



Independent Over Voltage Protection Block Diagram

AC Zero-cross Detector


The AC Zero-cross detector circuitry, which is mainly composed of two operational amplifiers and a comprator, is used to detect whether the AC power is normally supplied to the applications. The AC power supply is connected to the AC+ and AC- pins and then the detection result ACDA1X can be connected to the A/D converter internal input to make measurement. The operational amplifier gain is controlled by the VR bit and the offset voltage V_{DAC} is configured by the ACDOFF register.

$$V_{ACDA1X} = Gain \times [(AC-)-(AC+)] + V_{DAC}$$

The hysteresis function of the comparator is controlled by the HYSEN bit and the hysteresis window is determined by the HYS2~HYS0 bits.

$$V_{HY} = AV_{DD} \times 10k/(10k+R3)$$

The comparator output signal ACDO, which is obtained by comparing the ACDA1X signal with a programmable reference voltage, can be internally connected to the Standard Type TM capture input for measurement and can also trigger an AC zero-cross detector interrupt after fieltering. The the ZXS1~ZXS0 bits are used to select the type of active edge that will trigger the AC zero-cross detector interrupt. Note that these two bits can also be used to disable the AC zero-cross detector interrupt function.



AC Zero-cross Detector Block Diagram

Rev. 1.00 137 April 23, 2025



AC Zero-cross Detector Registers

The AC zero-cross detector function is controlled by the corresponding registers described in the accompanying sections.

Register				В	it			
Name	7	6	5	4	3	2	1	0
ACDC	ACDEN	HYSEN	HYS2	HYS1	HYS0	ZXS1	ZXS0	VR
ACDOFF	D7	D6	D5	D4	D3	D2	D1	D0

AC Zero-cross Detector Register List

ACDC Register

Bit	7	6	5	4	3	2	1	0
Name	ACDEN	HYSEN	HYS2	HYS1	HYS0	ZXS1	ZXS0	VR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 ACDEN: AC zero-cross detector enable control

0: Disable 1: Enable

This bit controls the OPA1, OPA2, CMP and 8-bit DAC simutaneously.

Bit 6 HYSEN: Comparator hysteresis function enable control

0: Disable 1: Enable

Bit 5~3 **HYS2~HYS0**: Comparator hysteresis function resistor selection

000: 30k 001: 50k 010: 70k 011: 120k 100~111: 240k

These bits are used to select the R3 resistance which will further determine the hysteresis window.

Bit 2~1 ZXS1~ZXS0: AC zero-cross detector interrupt trigger edge selection

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edge

Bit 0 VR: AC zero-cross detector VR resistance selection

0: 50k 1: 100k

This bit is used to select the VR resistance which determines the operational amplifier gain. When VR=0 to select 50k, gain=1; when VR=1 to select 100k, gain=2.

ACDOFF Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0


Bit 7~0 **D7~D0**: DAC output voltage control bits DAC Output = ACDOFF[7:0]×AV_{DD}/256

Rev. 1.00 138 April 23, 2025



Sine Wave PWM Generator

The device includes a sine wave PWM generator function which mainly comprises the sine wave table read control, PWM generation, H.R PWM control, PWM counter, Dead time control, SPWM output and trigger protection functions. The AUO, ABO, BUO and BBO signals output transitions will result in a different current direction passing through the external MOSFETs to generate the sine wave signal.



Note: Symbols marked with an asterisk "*" are the internal signal name and not the Special Function Register bit. DT1SEL[3:0] and DT2SEL[3:0] are calculated and selected automatically based on the DT[7:0].

DT1CK is the PWMH DT reference signal.

DT2CK is the PWML DT reference signal.

DLLCK is the H.R PWM reference signal.

Sine Wave PWM Generator Block Diagram

Sine Wave PWM Generator Registers

There are a series of registers associated with the sine wave PWM generator. A SPWM duty register pair, named SPWMDAH and SPWMDAL, exists to store the 14-bit PWM duty value. A SPWM period register pair, named SPWMPH and SPWMPL, exists to store the 10-bit PWM period value. A sine wave data register pair, named SINDAH and SINDAL, exists to store the 14-bit sine wave data. A multiplier factor register pair, named MTFH and MTFL, exists to store the 10-bit multiplier factor value. The TRML and TRMH registers are used for setting the maximum table read count while the TRCL and TRCH registers are used for indicating the table read count. The DLLC register is used for the DLL circuit enable control and the losing lock protection control. The SPWMDT register is used for dead time setup. The remaining registers, SPWMC0~SPWMC3, are used for SPWM setup, latch control, output control, protection and invert control, etc.

Register					Bit			
Name	7	6	5	4	3	2	1	0
SPWMC0	SPWMEN	SPWMM	SPWMHIZ	SPRTEN	SPWMCEN	MTFEN	SPWMCK1	SPWMCK0
SPWMC1	SPWMPH1	SPWMPH0	SPWMUSM	_	SPWMCT3	SPWMCT2	SPWMCT1	SPWMCT0
SPWMC2	BBINV	BUINV	ABINV	AUINV	SPWMLADU3	SPWMLADU2	SPWMLADU1	SPWMLADU0
SPWMC3	SPWMLAEN	_	_	CMP4EN	CMP3EN	CMP2EN	CMP1EN	CMP0EN
SPWMDT	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
DLLC	DLLEN	_	_	DLLLKEN	_	_	_	DLLLKF
SPWMPL	SPWMP7	SPWMP6	SPWMP5	SPWMP4	SPWMP3	SPWMP2	SPWMP1	SPWMP0
SPWMPH	_	_	_	_	_	_	SPWMP9	SPWMP8
MTFL	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0
MTFH	_	_	_	_	_	_	MD9	MD8

Rev. 1.00 139 April 23, 2025



Register					Bit			
Name	7	6	5	4	3	2	1	0
TRML	TM7	TM6	TM5	TM4	TM3	TM2	TM1	TM0
TRMH	_	_	_	_	_	_	_	TM8
SPWMDAL	SPWMDA7	SPWMDA6	SPWMDA5	SPWMDA4	SPWMDA3	SPWMDA2	SPWMDA1	SPWMDA0
SPWMDAH	_	_	SPWMDA13	SPWMDA12	SPWMDA11	SPWMDA10	SPWMDA9	SPWMDA8
SINDAL	SINDA7	SINDA6	SINDA5	SINDA4	SINDA3	SINDA2	SINDA1	SINDA0
SINDAH	_	_	SINDA13	SINDA12	SINDA11	SINDA10	SINDA9	SINDA8
TRCL	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0
TRCH	_	_	_	_	_	_	_	TC8

Sine Wave PWM Generator Register List

SPWMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SPWMEN	SPWMM	SPWMHIZ	SPRTEN	SPWMCEN	MTFEN	SPWMCK1	SPWMCK0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 SPWMEN: SPWM function on/off control

0: Disable 1: Enable

Bit 6 SPWMM: SPWM driving mode selection

0: Unipolar Mode 1: Bipolar Mode

Bit 5 SPWMHIZ: AUO/ABO/BUO/BBO high impedence control

0: Disable 1: Enable

Bit 4 SPRTEN: SPWM protection control

0: Disable 1: Enable

Bit 3 SPWMCEN: SPWM period count control

0: Disable 1: Enable

Bit 2 MTFEN: MTF (Multiplier Factor) function control

0: MTF=1024 1: MTF=MD[9:0]

Bit 1~0 SPWMCK1~SPWMCK0: SPWM counter clock source selection

 $\begin{array}{c} 00\colon f_{\text{H}} \\ 01\colon f_{\text{H}}/2 \\ 10\colon f_{\text{H}}/4 \\ 11\colon f_{\text{H}} \end{array}$

Rev. 1.00 April 23, 2025



SPWMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SPWMPH1	SPWMPH0	SPWMUSM	_	SPWMCT3	SPWMCT2	SPWMCT1	SPWMCT0
R/W	R	R	R/W	_	R/W	R/W	R/W	R/W
POR	0	0	0	_	0	0	0	0

Bit 7~6 **SPWMPH1~SPWMPH0**: SPWM table counter phase indication

00: SPWM table counter at phase 0

01: SPWM table counter at phase 1

10: SPWM table counter at phase 2

11: SPWM table counter at phase 3

Phase 0 = The first half of a positive half cycle; Phase 1 = The second half of a positive half cycle.

Phase 2 = The first half of a negative half cycle; Phase 3 = The second half of a negative half cycle.

Each time the bit field changes value, which means a table counter phase change occurs, an SPWM phase interrupt will be generated.

Bit 5 SPWMUSM: SPWM mode switching control

0: Disable 1: Enable

Bit 4 Unimplemented, read as "0"

Bit 3~0 **SPWMCT3~SPWMCT0**: SPWM counter

Each time an SPWM period is completed, the SPWM counter will increase by one. When the SPWM counter reaches the value set by this bit field, an SPWM counter interrupt will be generated, which will also clear the SPWM counter.

SPWMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	BBINV	BUINV	ABINV	AUINV	SPWMLADU3	SPWMLADU2	SPWMLADU1	SPWMLADU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 BBINV: BBO output invert control

0: Non-invert1: Invert

Bit 6 **BUINV**: BUO output invert control

0: Non-invert1: Invert

Bit 5 **ABINV**: ABO output invert control

0: Non-invert

1: Invert

Bit 4 AUINV: AUO output invert control

0: Non-invert 1: Invert

Bit 3~0 **SPWMLADU3~SPWMLADU0**: SPWM latch pass time (protection delay time)

Latch pass time = $(SPWMLADU[3:0]\times8)/f_{SPWM}$.

Note: $(SPWMLADU[3:0]\times8)+(SPWMDT[7:0]/8) \le 127$ must be met.



SPWMC3 Register

Bit	7	6	5	4	3	2	1	0
Name	SPWMLAEN	_	_	CMP4EN	CMP3EN	CMP2EN	CMP1EN	CMP0EN
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7 SPWMLAEN: SPWM latch control

0: Disable 1: Enable

When SPWMM=1 (Bipolar Mode), the SPWMLAEN bit is invalid with the SPWM

latch function always disabled.

Bit 6~5 Unimplemented, read as "0"

Bit 4 CMP4EN: Protection trigger input 4 (IOVPINT) control

0: Disable 1: Enable

Bit 3 CMP3EN: Protection trigger input 3 (UVPINT) control

0: Disable 1: Enable

Bit 2 CMP2EN: Protection trigger input 2 (OVPINT) control

0: Disable 1: Enable

Bit 1 CMP1EN: Protection trigger input 1 (OCP1INT) control

0: Disable 1: Enable

Bit 0 CMP0EN: Protection trigger input 0 (OCP0INT) control

0: Disable 1: Enable

SPWMDT Register

Bit	7	6	5	4	3	2	1	0
Name	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	1	0	0	0

```
Bit 7~0 DT7~ DT0: SPWM Dead time selection
```

If DLLEN=1, DT[7:0]=

00001000: Dead time = $t_{DT} \times 16 \sim t_{DT} \times 17$

00001001: Dead time = $t_{DT} \times 18 \sim t_{DT} \times 19$

00001010: Dead time = $t_{DT} \times 20 \sim t_{DT} \times 21$

:

11111100: Dead time = $t_{DT} \times 504 \sim t_{DT} \times 505$

11111101: Dead time = $t_{DT} \times 506 \sim t_{DT} \times 507$

11111110: Dead time = $t_{DT} \times 508 \sim t_{DT} \times 509$

11111111: Dead time = $t_{DT} \times 510 \sim t_{DT} \times 511$ If DLLEN=0, DT[2:0] don't care, DT[7:3]=

00001: Dead time = $t_{DT} \times 1$

00010: Dead time = $t_{DT} \times 2$

00011: Dead time = $t_{DT} \times 3$

:

11100: Dead time = $t_{DT} \times 28$

11101: Dead time = $t_{DT} \times 29$

11110: Dead time = $t_{DT} \times 30$

11111: Dead time = $t_{DT} \times 31$

Note: 1. If DLLEN=1, $t_{DT}=1/(f_{SPWM}\times16)$; if DLLEN=0, $t_{DT}=1/f_{SPWM}$.

2. The setting range of the SPWMDT [7:0] is $8\sim255$.

3. (SPWMLADU[3:0]×8)+(SPWMDT[7:0]/8) ≤127 must be met.



DLLC Register

Bit	7	6	5	4	3	2	1	0
Name	DLLEN	_	_	DLLLKEN	_	_	_	DLLLKF
R/W	R/W	_	_	R/W	_	_	_	R/W
POR	0	_	_	1	_	_	_	0

Bit 7 **DLLEN**: DLL and dead time function control

0: DLL disabled and dead time decided by DT[7:3]1: DLL enabled and dead time decided by DT[7:0]

If this bit is cleared then the SPWMCK[1:0] bits can be set to $00\sim11$ by software and the H.R PWM=PWM. If this bit is set high, the SPWMCK[1:0] bits can be set to $00\sim11$ by software, the PWM will be finely adjusted by the DLL and then output the High Resolution PWM.

Bit 6~5 Unimplemented, read as "0"

Bit 4 DLLLKEN: DLL circuit Losing Lock protection function control

0: Disable 1: Enable

When DLLLKEN=1 and DLL function is enabled, if a losing lock condition occurs, the DLLLKF bit is set high and the losing lock condition will be solved by DLL automatically. While when DLLLKEN=0, the DLLLKF bit is always zero even if a losing lock condition occurs, and the DLL will not solve the condition.

Bit 3~1 Unimplemented, read as "0"

Bit 0 **DLLLKF**: DLL circuit losing lock flag

0: No losing lock condition occurs

1: Losing lock occurs

This bit can be cleared to zero by software, but cannot be set high by software.

It should be noted that when the DLLLKEN=1 and DLL function is enabled, if no losing lock condition occurs, the DLLLKF bit is 0, if a losing lock condition occurs, the DLLLKF bit is set high which can only be cleared by software. If DLLLKEN=0, the DLLLKF bit is always zero.

SPWMPL Register

Bit	7	6	5	4	3	2	1	0
Name	SPWMP7	SPWMP6	SPWMP5	SPWMP4	SPWMP3	SPWMP2	SPWMP1	SPWMP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **SPWMP7~ SPWMP0**: SPWM Period Low Byte Register bit 7 ~ bit 0

The 10-bit SPWMP is in a range of 64~1023.

Write to the low byte first and then high byte. Read the high byte first and then low byte.

SPWMPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	SPWMP9	SPWMP8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim0$ **SPWMP9~SPWMP8**: SPWM Period High Byte Register bit $9\sim$ bit 8

The 10-bit SPWMP is in a range of 64~1023.

Write to the low byte first and then high byte. Read the high byte first and then low byte.



MTFL Register

Bit	7	6	5	4	3	2	1	0
Name	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 MD7~ MD0: SPWM Multiplier Factor Low Byte Register bit 7 ~ bit 0
Write to the low byte first and then high byte. Read the high byte first and then low byte.

• MTFH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	MD9	MD8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 MD9~MD8: SPWM Multiplier Factor High Byte Register bit 9 ~ bit 8 Write to the low byte first and then high byte. Read the high byte first and then low byte.

• TRML Register

Bit	7	6	5	4	3	2	1	0
Name	TM7	TM6	TM5	TM4	TM3	TM2	TM1	TM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TM7~TM0**: Table read maximum count low byte

The TRM[8:0] is in a range of $4\sim511$.

Write to the low byte first and then high byte. Read the high byte first and then low byte.

• TRMH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	TM8
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 TM8: Table read maximum count high byte

The TRM[8:0] is in a range of $4\sim511$.

Write to the low byte first and then high byte. Read the high byte first and then low byte.

SPWMDAL Register

Bit	7	6	5	4	3	2	1	0
Name	SPWMDA7	SPWMDA6	SPWMDA5	SPWMDA4	SPWMDA3	SPWMDA2	SPWMDA1	SPWMDA0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **SPWMDA7~ SPWMDA0**: SPWM Duty Low Byte Register bit 7 ~ bit 0 Read the high byte first and then low byte.

Rev. 1.00 144 April 23, 2025



SPWMDAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	SPWMDA13	SPWMDA12	SPWMDA11	SPWMDA10	SPWMDA9	SPWMDA8
R/W	_	_	R	R	R	R	R	R
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **SPWMDA13~SPWMDA8**: SPWM Duty High Byte Register bit 13 ~ bit 8 Read the high byte first and then low byte.

SINDAL Register

Bit	7	6	5	4	3	2	1	0
Name	SINDA7	SINDA6	SINDA5	SINDA4	SINDA3	SINDA2	SINDA1	SINDA0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ SINDA7 SINDA0: Sine Wave Data Low Byte Register bit $7 \sim$ bit 0 Read the high byte first and then low byte.

SINDAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	SINDA13	SINDA12	SINDA11	SINDA10	SINDA9	SINDA8
R/W	_	_	R	R	R	R	R	R
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **SINDA13~SINDA8**: Sine Wave Data High Byte Register bit 13 ~ bit 8 Read the high byte first and then low byte.

TRCL Register

Bit	7	6	5	4	3	2	1	0
Name	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TC7~TC0**: Table read count low byte Read the high byte first and then low byte.

• TRCH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	TC8
R/W	_	_	_	_	_	_	_	R
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 TC8: Table read count high byte

Read the high byte first and then low byte.




Sine Wave Table Read

The sine wave table contains up to 512 groups of 14-bit values ranging from 0 to 16383 to implement 1/4 cycle waves. These data are stored in Sectors $8\sim15$ of the Data Memory as shown below.

Sine Wave Table	Data Memory
Table Address: Data	Sector: Address
00H~3FH: D0L/D0H~D63L/D63H	Sector 8: 00H/01H~7EH/7FH
40H~7FH: D64L/D64H~D127L/D127H	Sector 9: 00H/01H~7EH/7FH
080H~0DFH: D128L/D128H~D191L/D191H	Sector 10: 00H/01H~7EH/7FH
0C0H~0FFH: D192L/D192H~D255L/D255H	Sector 11: 00H/01H~7EH/7FH
100H~13FH: D256L/D256H~D319L/D319H	Sector 12: 00H/01H~7EH/7FH
140H~17FH: D320L/D320H~D383L/D383H	Sector 13: 00H/01H~7EH/7FH
180H~1DFH: D384L/D384H~D447L/D447H	Sector 14: 00H/01H~7EH/7FH
1C0H~1FFH: D448L/D448H~D511L/D511H	Sector 15: 00H/01H~7EH/7FH

Sine Wave Table Data Mapping

After the SPWMEN bit is set high to enable the SPWM function, sine wave table read will start from the table address 00H, the content of which is read, calculated and latched, and the table counter phase indicator, SPWMPH[1:0], is set to "00" by hardware to indicate phase 0. Each new SPWM period will automatically trigger the table address to increase in order to read the next value. The phase indicator will change to phase 1 when the table address increases to the value defined by TRM[8:0], at which point the table address will start to decrease and read data when the next SPWM period arrives. When the table address decreases to 00H, the phase indicator will change to phase 2, then the next SPWM period will trigger the table address to increase and read data. Once the table address reaches the TRM[8:0] value again, change to phase 3, then the table address will decrease upon the next SPWM period. The phase indicator will change to phase 0 when the table address decreases to 00H again, and so on. Each time a table counter phase change occurs, an SPWM phase interrupt will be generated.



Rev. 1.00 146 April 23, 2025



PWM Generator

The PWM generator clock f_{SPWM} is sourced from a frequency division of f_H . The SPWM signal with a variable duty and period cycles. The SPWM period is determined by the SPWMPH and SPWMPL registers. The SPWM duty is obtained from a 14-bit data read from the sine wave table, which goes through the multification/division circuit to generate the duty data. There is also an 10-bit multiplier, the multiplier factor determined by the MTF register pair, can be used for adjusting the SPWM signal's duty cycle, thereby adjusting the output sine wave's amplitude.

Unipolar Mode (SPWMM=0)

A 14-bit sine wave table data is multiplied by a 10-bit MTF to generate a 24-bit data, which is then multiplied by a 10-bit SPWMP value to generate a 34-bit data. Right-shift this 34-bit data by 20 bits to obtain a 14-bit value which is used as the SPWM duty. The lower 4 bits control the phase of the DLL register and the higher 10 bits are used as the PWM duty.

Bipolar Mode (SPWMM=1)

At phase 0 or 1, a 14-bit sine wave table data is multiplied by a 10-bit MTF to generate a 24-bit data, which is then multiplied by a 10-bit SPWMP value to generate a 34-bit data. Right-shift this 34-bit data by 21 bits and add a value of SPWMP×8 to obtain a 14-bit data which is used as the SPWM duty. The lower 4 bits control the phase of the DLL register and the higher 10 bits are used as the PWM duty.

SPWM Duty = SPWMP \times 8 + (Table Read Data \times MTF \times SPWMP / 2^{21})

At phase 2 or 3, first generate a 34-bit data as described above, then right-shift the 34-bit data by 21 bits. However, this result is instead subtracted from SPWMP×8 to obtain a 14-bit value as the SPWM duty.


SPWM Duty = SPWMP \times 8 - (Table Read Data \times MTF \times SPWMP / 2^{21})

Rev. 1.00 147 April 23, 2025



H.R PWM Control

The DLL can generate 16 phase outputs within one f_{SPWM} clock period. The 16 phase outputs are used to fine tune the PWM signal output. The PWM clock is f_{SPWM} , which means that the PWM output duty resolution is $1/f_{SPWM}$. The PWM signal passes through the H.R PWM control circuit which is set by the Duty[3:0] bits to output a fine-tuned PWM signal, H.R PWM with the PWM duty resolution increased by 4 bits. (DLL #E/#F output time is the same)





DLL Losing Lock Protection

The device also provides the Losing Lock Protection circuit which can be enabled by the DLLLKEN bit

If the MCU is disturbed, a losing lock error that the phase time generated by the DLL is 1.5 times of the normal phase time may occur. If the DLLLKEN bit is high, the losing lock circuit is enabled and then the phase time will return normal in 30µs. Additionally the flag bit DLLLKF which is 0 in normal operation will be set high to notify users that a losing lock error occurred. If the DLLLKEN bit is not set high, the Losing lock protection circuit is off. So after a losing lock condition occurs, the DLL phase time cannot return normal automatically and the DLLLKF flag is always zero.


PWM Counter

Each SPWM period completion will trigger the SPWM counter to increase by one. The SPWM counter value is added to the SPWMCT[3:0] of the SPWMC1 register. When the SPWM counter reaches the value set by SPWMCT[3:0], an SPWM counter interrupt will be generated which will also clear the SPWM counter. This circuit is convenient for generating SPWM counter interrupts and making measurement or judgment at the fixed PWM periods. The PWM working state can be confirmed by reading back the relevant registers of SPWM. Note that when SPWMEN from 0 to 1, it takes 12 instruction cycles for the relevant registers to complete the update. Therefore, appropriate delay is required to ensure that the data is read correctly.

When the interrupt of the SPWM counter occurs, the corresponding relationship of each register state is as follows:

Set SPWMM=0, SPWMUSM=0, SPWMP=1000, TRM=5, MTFEN=0, SPWMCT[3:0]=1, Sine table=[0,100,200,300,400,500]


SPWMDA=SINDA×1024×1000/220



Dead-Time Control


The device provides a complementary output pair of signals which can be used as a PWM driver signal. The signal is sourced from the High Resolution PWM output signal. PWM output is an active high signal. The dead time control circuit is programmable using the DT[7:3] bits when DLLEN=0 or DT[7:0] bits when DLLEN=1 in the SPWMDT register. The dead time will be inserted whenever the rising edge of the dead time generator input signal occurs.

Rev. 1.00 149 April 23, 2025



SPWMDT[7:0]


For unipolar mode, when the SPWM switching mode is disabled and the AU and AB or BU and BB signals are in the half-bridge control switching, the rising edge will insert the dead time according to DT[7:3] bits when DLLEN=0 or DT[7:0] bits when DLLEN=1.



D

Dead time

For unipolar mode, when the SPWM switching mode is abled and the AU and AB or BU and BB signals are in the half-bridge control switching, the rising edge will insert the dead time according to DT[7:3] bits when DLLEN=0 or DT[7:0] bits when DLLEN=1.



Dead time




Sine Wave PWM Output Control

This device provides unipolar and bipolar SPWM driving control modes. Users can do appropriate signal switching by setting the SPWMM bit. In the unipolar mode, the SPWMUSM bit can be used to select whether the AU and AB or BU and BB signals are alternately output at positive and negative half-cycles.

		Unipolar Mod	Bipolar Mode	Bipolar Mode (SPWMM=1)			
	SPWMUSM=0		SPWM	USM=1	SPWMUSM=0/1		
	Positive Half Cycle (SPWMPH1=0)	Half Cycle Cycle		Half Cycle Cycle		Negative Half Cycle (SPWMPH1=1)	
AU	PWMH	PWML	PWMH	Low	PWMH	PWMH	
AB	PWML	PWMH	PWML	High	PWML	PWML	
BU	Low	High	Low	PWMH	Disable	Disable	
BB	High	Low	High	PWML	Disable	Disable	

The device provides a protection function to force the two signals to be in a low state when the AU and AB or BU and BB signals both are in an active state. The invert control circuitry controls whether the signals are inverted or not determined by the corresponding invert control bits in the SPWMC2 register.





Note: AU/AB or BU/BB uses the same circuit as above.

SPWM Protection and Invert Control

Rev. 1.00 151 April 23, 2025








Unipolar Mode SPWM Waveform

Rev. 1.00 152 April 23, 2025

-HV


AUO ABO BUO BBO





Unipolar Mode SPWM Waveform





Protection Trigger

The protection function supports five trigger signal inputs, OCP0INT, OCP1INT, OVPINT, UVPINT and IOVPINT, which can be separately enabled or disabled using the CMPxEN bit in the SPWMC3 register. When any one of the trigger inputs is high, the protection function will be activated, setting the SPWM complementary output signals to a specific level. The protection function only cuts off the SPWM output signals without affectting the SPWM operating state. There are two protection trigger modes which are the instant protection trigger and latch protection trigger, selected by the SPWMLAEN bit.

Instant Protection Trigger

The instant protection trigger mode is selected if the SPWMLAEN bit is cleared to 0. When any one of the trigger inputs is high, in the unipolar mode, if the SPWMUSM bit is set to 0, the AU and AB or BU and BB signals are alternately output through positive and negative half-cycles, if the SPWMUSM bit is set to 1, The AU/BU signals will be set to "Low" and the AB/BB signals set to "High", or AU and AB will both be set to "Low" for the Bipolar Mode. When all the trigger inputs are low, the protection is removed and the SPWM complementary signals continue to output. When the instant protection function is executed, the output status of different working modes is as follows:

Rev. 1.00 154 April 23, 2025




		Unipolar Mod	Bipolar Mode (SPWMM=1)				
	SPWMU	JSM = 0	SPWM	USM=1	SPWMUSM=0/1		
	Positive Half Cycle (SPWMPH1=0) Negative Half Cycle (SPWMPH1=1)		e Half Cycle Cycle		Positive Half Cycle (SPWMPH1=0)	Negative Half Cycle (SPWMPH1=1)	
AU	Low	High	Low	Low	Low	Low	
AB	High	Low	High	High	Low	Low	
BU	Low	High	Low	Low	Disable	Disable	
ВВ	High	Low	High	High	Disable	Disable	


Latch Protection Trigger

The latch protection trigger mode is selected if the SPWMLAEN bit is set to 1, where a protection delay time is determined by the SPWMLADU[3:0] bits and calculated using a formula of SPWMLADU[3:0]×8/f_{SPWM}. In each new SPWM period, the protection will be triggered after the preset protection delay time has lapsed if any trigger input is high. If a trigger input changes to high after the protection delay time has lapsed, the protection will be triggered immediately and last until the next new SPWM period. Note that the SPWMLAEN and SPWMLADU[3:0] setting changes will only take effect in the next new SPWM cycle. The AU and AB signals will be immediately set to "Low" because the latch function is always disabled in the Bilopar Mode.

The protection trigger beheavors are shown in the following figures.



Rev. 1.00 155 April 23, 2025



Note: 1.The protection will be triggered and last until the next new SPWM period.

2. If the tlatch_pass > tspwmcp & tspwm_duty, the SPWM pulse width is tspwm_duty; If the tspwm_duty > tlatch_pass > tspwmcp, the SPWM pulse width is tlatch_pass.

H.R PWM Protection Trigger Timing

UART Interface

The device contains an integrated full-duplex or half-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode), asynchronous communication
- 8 or 9 bits character length


 $t_{\mbox{\scriptsize SPWMCP}}$ is the time between H.R PWM Rising edge to triggering protection

- Even, odd, mark, space or no parity options
- One or two stop bits configurable for receiver
- Two stop bits for transmitter
- Baud rate generator with 16-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- 4-byte Deep FIFO Receive Data Buffer
- 1-byte Deep FIFO Transmit Data Buffer
- RX/TX pin wake-up function
- Transmit and receive interrupts


Rev. 1.00 156 April 23, 2025



- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - · Transmitter Idle
 - Receiver reaching FIFO trigger level
 - Receiver Overrun
 - Address Mode Detect



UART Data Transfer Block Diagram - SWM=0



UART Data Transfer Block Diagram - SWM=1

UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX/TX, which are pin-shared with I/O or other pin functions. The TX and RX/TX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will configure these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the TX or RX/TX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX/TX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX/TX pin or not is determined by the corresponding I/O pull-high function control bit.

UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the SWM bit in the UCR3 register. When the SWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single RX/TX pin can be used to transmit and receive

Rev. 1.00 157 April 23, 2025



data depending upon the corresponding control bits. When the RXEN bit is set high, the RX/TX pin is used as a receiver pin. When the RXEN bit is cleared to zero and the TXEN bit is set high, the RX/TX pin will act as a transmitter pin.

It is recommended not to set both the RXEN and TXEN bits high in the single wire mode. If both the RXEN and TXEN bits are set high, the RXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the TX pin mentioned in this chapter should be replaced by the RX/TX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the TX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the RX/TX and TX pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX/TX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register, TXR RXR, in the Data Memory.

UART Status and Control Registers

There are nine control registers associated with the UART function. The SWM bit in the UCR3 register is used to enable/disable the UART Single Wire Mode. The USR, UCR1, UCR2, UFCR and RxCNT registers control the overall function of the UART, while the BRDH and BRDL registers control the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR_RXR data register.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF		
UCR1	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8		
UCR2	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE		
UCR3	_	_	_	_	_	_	_	SWM		
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0		
BRDH	D7	D6	D5	D4	D3	D2	D1	D0		
BRDL	D7	D6	D5	D4	D3	D2	D1	D0		
UFCR	_	_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0		
RxCNT	_	_	_	_	_	D2	D1	D0		

UART Register List

Rev. 1.00 158 April 23, 2025



USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERR**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if the parity is enabled and the parity type (odd, even, mark or space) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR RXR data register.

Bit 6 NF: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 5 FERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX/TX pin stays in logic high condition.



Bit 2 **RXIF**: Receive TXR RXR data register status

0: TXR RXR data register is empty

1: TXR_RXR data register has available data and reach Receiver FIFO trigger level is reached

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR_RXR read data register is empty. When the flag is "1", it indicates that the TXR_RXR read data register contains new data and reaches the Receiver FIFO trigger level. When the contents of the shift register are transferred to the TXR_RXR register and reach Receiver FIFO trigger level is reached, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the TXR_RXR register, and if the TXR_RXR register has no data available.

Bit 1 **TIDLE**: Transmission idle

- 0: Data transmission is in progress (Data being transmitted)
- 1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0 TXIF: Transmit TXR RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR_RXR data register. Note that when the TXEN bit is set, the TXIF flag will also be set since the transmit data register is not yet full.

UCR1 Register

The UCR1 register together with the UCR2 and UCR3 register are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	Х	0

"x": unknown

Bit 7 UARTEN: UART function enable control

0: Disable UART. TX and RX/TX pins are in a floating state

1: Enable UART. TX and RX/TX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX/TX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX/TX pins will function as defined by the SWM mode selection bit together with the TXEN and RXEN enable control bits.

Rev. 1.00 April 23, 2025



When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits as well as the RxCNT register will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 **BNO**: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

Note that the 9th bit of data if BNO=1, or the 8th bit of data if BNO=0, which is used as the parity bit, does not transfer to RX8 or TXRX7 respectively when the parity function is enabled.

Bit 5 PREN: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Replace the most significant bit position with a parity bit.

Bit 4~3 **PRT1~PRT0**: Parity type selection bits

00: Even parity for parity generator

01: Odd parity for parity generator

10: Mark parity for parity generator

11: Space parity for parity generator

These bits are the parity type selection bits. When these bits are equal to 00b, even parity type will be selected. If these bits are equal to 01b, then odd parity type will be selected. If these bits are equal to 10b, then a 1 (Mark) in the parity bit location will be selected. If these bits are equal to 11b, then a 0 (Space) in the parity bit location will be selected.

Bit 2 **TXBRK**: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Bit 1 RX8: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 TX8: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.



UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the receiver STOP bit number selection, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6 **RXEN**: UART Receiver enabled control

0: UART receiver is disabled 1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX/TX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX/TX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX/TX pin will be set in a floating state.

Bit 5 STOPS: Number of Stop bits selection for receiver

0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used for receiver. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used. Two stop bits are used for transmitter.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXRX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Rev. 1.00 162 April 23, 2025



Bit 3 WAKE: RX/TX pin wake-up UART function enable control

0: RX/TX pin wake-up UART function is disabled

1: RX/TX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the RX/TX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no RX/TX pin wake-up UART function if the UART clock (f_H) exists. If the WAKE bit is set to 1 as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the RX/TX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX/TX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX/TX pin when the WAKE bit is cleared to 0.

Bit 2 **RIE**: Receiver interrupt enable control

- 0: Receiver related interrupt is disabled
- 1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.

Bit 1 TIIE: Transmitter Idle interrupt enable control

- 0: Transmitter idle interrupt is disabled
- 1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.

Bit 0 TEIE: Transmitter Empty interrupt enable control

- 0: Transmitter empty interrupt is disabled
- 1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

UCR3 Register

The UCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, RX/TX, together with the control of the RXEN and TXEN bits in the UCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	SWM
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **SWM**: Single Wire Mode enable control

- 0: Disable, the RX/TX pin is used as UART receiver function only
- 1: Enable, the RX/TX pin can be used as UART receiver or transmitter function controlled by the RXEN and TXEN bits

Note that when the Single Wire Mode is enabled, if both the RXEN and TXEN bits are high, the RX/TX pin will just be used as UART receiver input.



• TXR_RXR Register

The TXR_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX/TX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	х

"x": unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

BRDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Baud rate divider high byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate = $f_H/(BRD+UMOD/8)$

BRD = $16 \sim 65535$ or $8 \sim 65535$ depending on BRDS

Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

- 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
- 3. The BRDH register should not be modified during data transmission process.

BRDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Baud rate divider low byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate = $f_H/(BRD+UMOD/8)$

BRD = $16 \sim 65535$ or $8 \sim 65535$ depending on BRDS

Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

- 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
- 3. The BRDL register should not be modified during data transmission process.

UFCR Register

The UFCR register is the FIFO control register which is used for UART modulation control, BRD range selection and trigger level selection for RXIF and interrupt.

Bit	7	6	5	4	3	2	1	0
Name	_	_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 UMOD2~UMOD0: UART Modulation Control bits

The modulation control bits are used to correct the baud rate of the received or transmitted UART signal. These bits determine if the extra UART clock cycle should

Rev. 1.00 164 April 23, 2025



be added in a UART bit time. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle.

Bit 2 BRDS: BRD range selection

0: BRD range is from 16 to 65535

1: BRD range is from 8 to 65535

The BRDS is used to control the sampling point in a UART bit time. If the BRDS bit is cleared to zero, the sampling point will be BRD/2, BRD/2+1× f_H , and BRD/2+2× f_H in a UART bit time. If the BRDS bit is set high, the sampling point will be BRD/2-1× f_H , BRD/2, and BRD/2+2× f_H in a UART bit time.

Note that the BRDS bit should not be modified during data transmission process.

Bit 1~0 **RxFTR1~RxFTR0**: Receiver FIFO trigger level (bytes)

00: 4 bytes in Receiver FIFO

01: 1 or more bytes in Receiver FIFO

10: 2 or more bytes in Receiver FIFO

11: 3 or more bytes in Receiver FIFO

For the receiver these bits define the number of received data bytes in the Receiver FIFO that will trigger the RXIF bit being set high, an interrupt will also be generated if the RIE bit is enabled. To prevent OERR from being set high, the receiver FIFO trigger level can be set to 2 bytes, avoiding an overrun state that cannot be processed by the program in time when more than 4 data bytes are received. After the reset the Receiver FIFO is empty.

RxCNT Register

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which have not been read by the MCU. This register is read only.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	D2	D1	D0
R/W	_	_	_	_	_	R	R	R
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **D2~D0**: Receiver FIFO counter

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which is not read by the MCU. When Receiver FIFO receives one byte data, the RxCNT will increase by one; when the MCU reads one byte data from the Receiver FIFO, the RxCNT will decrease by one. If there are 4 bytes of data in the Receiver FIFO, the 5th data will be saved in the shift register. If there is 6th data, the 6th data will be saved in the shift register. But the RxCNT remains the value of 4. The RxCNT will be cleared when reset occurs or UARTEN=1. This register is read only.

Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 16-bit timer, the period of which is determined by two factors. The first of these is the value placed in the BRDH/BRDL register and the second is the UART modulation control bits UMOD2~UMOD0. To prevent accumulated error of the receiver baud rate frequency, it is recommended to use two stop bits for resynchronization after each byte is received. If a baud rate BR is required with UART clock $f_{\rm H}$.

f_H/BR = Integer Part + Fractional Part

The integer part is loaded into BRD (BRDH/BRDL). The fractional part is multiplied by 8 and rounded, then loaded into the UMOD bit field below:

 $BRD = TRUNC(f_H/BR)$

 $UMOD = ROUND[MOD(f_H/BR) \times 8]$



Therefore, the actual baud rate is calculated as follows:

Baud rate = $f_H/[BRD+(UMOD/8)]$

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, determine the BRDH/BRDL register value, the actual baud rate and the error value for a desired baud rate of 230400.

From the above formula, the BRD = $TRUNC(f_H/BR) = TRUNC(17.36111) = 17$

The UMOD = ROUND[MOD(f_H/BR)×8] = ROUND(0.36111×8) = ROUND(2.88888) = 3

The actual Baud Rate = $f_H/[BRD+(UMOD/8)] = 230215.83$

Therefore the error is equal to (230215.83-230400)/230400 = -0.08%

Modulation Control Example

To get the best-fitting bit sequence for UART modulation control bits UMOD2~UMOD0, the following algorithm can be used: Firstly, the fractional part of the theoretical division factor is multiplied by 8. Then the product will be rounded and UMOD2~UMOD0 bits will be filled with the rounded value. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle. The following is an example using the fraction 0.36111 previously calculated: UMOD[2:0] = ROUND(0.36111×8) = 011b.

Fraction Addition	Carry to Bit 3	UART Bit Time Sequence	Extra UART Clock Cycle
0000b + 0011b = 0011b	No	Start bit	No
0011b + 0011b = 0110b	No	D0	No
0110b + 0011b = 1001b	Yes	D1	Yes
1001b + 0011b = 1100b	No	D2	No
1100b + 0011b = 1111b	No	D3	No
1111b + 0011b = 0010b	Yes	D4	Yes
0010b + 0011b = 0101b	No	D5	No
0101b + 0011b = 1000b	Yes	D6	Yes
1000b + 0011b = 1011b	No	D7	No
1011b + 0011b = 1110b	No	Parity bit	No
1110b + 0011b = 0001b	Yes	Stop bit	Yes

Baud Rate Correction Example


The following figure presents an example using a baud rate of 230400 generated with UART clock f_{H} . The data format for the following figure is: eight data bits, parity enabled, no address bit, two stop bits.

The following figure shows three different frames:

- The upper frame is the correct one, with a bit-length of 17.36 f_H cycles (4000000/230400=17.36).
- The middle frame uses a rough estimate, with 17 f_H cycles for the bit length.
- The lower frame shows a corrected frame using the best fit for the UART modulation control bits UMOD2~UMOD0.

Rev. 1.00 166 April 23, 2025





UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd, mark, space or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits along with the parity are setup by programming the BNO, PRT1~PRT0 and PREN bits. The transmitter always uses two stop bits while the receiver uses one or two stop bits which is determined by the STOPS bit. The baud rate used to transmit and receive data is setup using the internal 16-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX/TX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX/TX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF as well as register RxCNT being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

Rev. 1.00 167 April 23, 2025




Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 and UCR2 registers. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT1~PRT0 bits control the choice of odd, even, mark or space parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used for the receiver, while the transmitter always uses two stop bits. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only configurable for the receiver. The transmitter uses two stop bits.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8-	bit Data Format	S		
1	8	0	0	1 or 2
1	7	0	1	1 or 2
1	7	1	0	1 or 2
Example of 9-	bit Data Format	s		
1	9	0	0	1 or 2
1	8	0	1	1 or 2
1	8	1	0	1 or 2

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The

Rev. 1.00 168 April 23, 2025



TX output pin can then be configured as the I/O or other pin-shared functions by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT1~PRT0 and PREN bits to define the required word length and parity type. Two stop bits are used for the transmitter.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR_RXR register.
 Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR_RXR register is empty and that other data can now be written into the TXR_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR_RXR register will place the data into the TXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

Transmitting Break

If the TXBRK bit is set and the state keeps for a time greater than $(BRD+1)\times t_H$ while TIDLE=1, then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by $13\times N$ '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.



UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX/TX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX/TX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX/TX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX/TX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external RX/TX input pin, LSB first. In the read mode, the TXR_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR_RXR register is a four byte deep FIFO data buffer, where four bytes can be held in the FIFO while a fifth byte can continue to be received. Note that the application program must ensure that the data is read from TXR_RXR before the fifth byte has been completely shifted in, otherwise this fifth byte will be discarded and an overrun error OERR will be subsequently indicated. For continuous multi-byte data transmission, it is strongly recommended that the receiver uses two stop bits to avoid a receiving error caused by the accumulated error of the receiver baud rate frequency.

The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT1~PRT0, PREN and STOPS bits to define the word length and parity type and number of stop bits.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the RXEN bit to ensure that the RX/TX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR_RXR register has data available, the number of the available data bytes can be checked by polling the RxCNT register content.
- When the contents of the shift register have been transferred to the TXR_RXR register and reach Receiver FIFO trigger level if the RIE bit is set, then an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR_RXR register read execution

Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO plus one or two stop bits. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one or two stop bits. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are

Rev. 1.00 April 23, 2025



generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until one or two stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR_RXR. An overrun error can also generate an interrupt if RIE=1.

When a subroutine will be called with an execution time longer than the time for UART to receive five data bytes, if the UART received data could not be read in time during the subroutine execution, clear the RXEN bit to zero in advance to suspend data reception. If the UART interrupt could not be served in time to process the overrun error during the subroutine execution, ensure that both EMI and RXEN bits are disabled during this period, and then enable EMI and RXEN again after the subroutine execution has been completed to continue the UART data reception.

Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error - OERR

The TXR_RXR register is composed of a four byte deep FIFO data buffer, where four bytes can be held in the FIFO register, while a fifth byte can continue to be received. Before this fifth byte has been entirely shifted in, the data should be read from the TXR_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- · The OERR flag in the USR register will be set.
- The TXR RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

When the OERR flag is set to "1", it is necessary to read five data bytes from the four-byte deep receiver FIFO and the shift register immediately to avoid unexpected errors, such as the UART is



unable to receive data. If such an error occurs, clear the RXEN bit to "0" then set it to "1" again to continue data reception.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR_RXR register.

Noise Error - NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself
 generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR_RXR register read operation.

Framing Error - FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively, and the flag is cleared in any reset.

Parity Error - PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd, even, mark or space, is selected. The read only PERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.

UART Interrupt Structure


Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX/TX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock (f_H) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX/TX pin occurs.

Rev. 1.00 172 April 23, 2025



Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



UART Interrupt Structure

Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	9th Bit if BNO=1 8th Bit if BNO=0	UART Interrupt Generated
0	0	√
	1	√
1	0	×
'	1	√

ADDEN Bit Function

Rev. 1.00 173 April 23, 2025



UART Power Down and Wake-up


When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2, UCR3, UFCR, RxCNT, TXR_RXR as well as the BRDH and BRDL registers will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX/TX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the UART clock (f_H) is off, then a falling edge on the RX/TX pin will trigger an RX/TX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX/TX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

Cyclic Redundancy Check - CRC

The Cyclic Redundancy Check, CRC, calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as input and generates a 16-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described in the following section.



CRC Registers

The CRC generator contains an 8-bit CRC data input register, CRCIN, and a CRC checksum register pair, CRCDH and CRCDL. The CRCIN register is used to input new data and the CRCDH and CRCDL registers are used to hold the previous CRC calculation result. A CRC control register, CRCCR, is used to select which CRC generating polynomial is used.

Rev. 1.00 174 April 23, 2025



Register		Bit									
Name	7	6	5	4	3	2	1	0			
CRCCR	_	_	_	_	_	_	_	POLY			
CRCIN	D7	D6	D5	D4	D3	D2	D1	D0			
CRCDL	D7	D6	D5	D4	D3	D2	D1	D0			
CRCDH	D15	D14	D13	D12	D11	D10	D9	D8			

CRC Register List

CRCCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	POLY
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **POLY**: 16-bit CRC generating polynomial selection

0: CRC-CCITT: X¹⁶+X¹²+X⁵+1 1: CRC-16: X¹⁶+X¹⁵+X²+1

CRCIN Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CRC input data register

CRCDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 16-bit CRC checksum low byte data register

CRCDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: 16-bit CRC checksum high byte data register

CRC Operation

The CRC generator provides the 16-bit CRC result calculation based on the CRC16 and CCITT CRC16 polynomials. In this CRC generator, there are only these two polynomials available for the numeric values calculation. It cannot support the 16-bit CRC calculations based on any other polynomials.

The following two expressions can be used for the CRC generating polynomial which is determined using the POLY bit in the CRC control register, CRCCR. The CRC calculation result is called as the CRC checksum, CRCSUM, and stored in the CRC checksum register pair, CRCDH and CRCDL.

- CRC-CCITT: $X^{16}+X^{12}+X^{5}+1$.
- CRC-16: X¹⁶+X¹⁵+X²+1.

Rev. 1.00 175 April 23, 2025



CRC Computation

Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers and the new data input. The CRC unit calculates the CRC data register value is based on byte by byte. It will take one MCU instruction cycle to calculate the CRC checksum.

CRC Calculation Procedures

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Execute an "Exclusive OR" operation with the 8-bit input data byte and the 16-bit CRCSUM high byte. The result is called the temporary CRCSUM.
- 3. Shift the temporary CRCSUM value left by one bit and move a "0" into the LSB.
- 4. Check the shifted temporary CRCSUM value after procedure 3.

If the MSB is 0, then this shifted temporary CRCSUM will be considered as a new temporary CRCSUM.

Otherwise, execute an "Exclusive OR" operation with the shifted temporary CRCSUM in procedure 3 and a data "8005H". Then the operation result will be regarded as the new temporary CRCSUM.

Note that the data to be perform an "Exclusive OR" operation is "8005H" for the CRC-16 polynomial while for the CRC-CCITT polynomial the data is "1021H".

- 5. Repeat the procedure 3 ~ procedure 4 until all bits of the input data byte are completely calculated.
- Repeat the procedure 2 ~ procedure 5 until all of the input data bytes are completely calculated.
 Then, the latest calculated result is the final CRC checksum, CRCSUM.

CRC Calculation Examples

 Write 1 byte input data into the CRCIN register and the corresponding CRC checksum are individually calculated as the following table shown.

CRC Data Input	00H	01H	02H	03H	04H	05H	06H	07H
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	0000H	1021H	2042H	3063H	4084H	50A5H	60C6H	70E7H
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	0000H	8005H	800FH	000AH	801BH	001EH	0014H	8011H

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before each CRC input data is written into the CRCIN register.

• Write 4 bytes input data into the CRCIN register sequentially and the CRC checksum are sequentially listed in the following table.

CRC Data Input	CRCIN = 78H→56H→34H→12H		
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	(CRCDH, CRCDL) = FF9FH→BBC3H→A367H→D0FAH		
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	(CRCDH, CRCDL) = 0110h→91F1h→F2DEh→5C43h		

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before the sequential CRC data input operation.

Program Memory CRC Checksum Calculation Example

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Select the CRC-CCITT or CRC-16 polynomial as the generating polynomial using the POLY bit in the CRCCR register.
- 3. Execute the table read instruction to read the program memory data value.
- 4. Write the table data low byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.


Rev. 1.00 176 April 23, 2025



- 5. Write the table data high byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 6. Repeat the procedure 3 ~ procedure 5 to read the next program memory data value and execute the CRC calculation until all program memory data are read followed by the sequential CRC calculation. Then the value in the CRC checksum register pair is the final CRC calculation result.

16-bit Multiplication Division Unit – MDU

The device has a 16-bit Multiplication Division Unit, MDU, which integrates a 16-bit unsigned multiplier and a 32-bit/16-bit divider. The MDU, in replacing the software multiplication and division operations, can therefore save large amounts of computing time as well as the Program and Data Memory space. It also reduces the overall microcontroller loading and results in the overall system performance improvements.



16-bit MDU Block Diagram

MDU Registers

The multiplication and division operations are implemented in a specific way, a specific write access sequence of a series of MDU data registers. The status register, MDUWCTRL, provides the indications for the MDU operation. The data register each is used to store the data regarded as the different operand corresponding to different MDU operations.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
MDUWR0	D7	D6	D5	D4	D3	D2	D1	D0		
MDUWR1	D7	D6	D5	D4	D3	D2	D1	D0		
MDUWR2	D7	D6	D5	D4	D3	D2	D1	D0		
MDUWR3	D7	D6	D5	D4	D3	D2	D1	D0		
MDUWR4	D7	D6	D5	D4	D3	D2	D1	D0		
MDUWR5	D7	D6	D5	D4	D3	D2	D1	D0		
MDUWCTRL	MDWEF	MDWOV	_	_	_	_	_	_		

MDU Register List

Rev. 1.00 177 April 23, 2025



• MDUWRn Register (n=0~5)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	х	Х	Х	х	Х

"x": unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register n

MDUWCTRL Register

Bit	7	6	5	4	3	2	1	0
Name	MDWEF	MDWOV	_	_	_	_	_	_
R/W	R	R	_	_	_	_	_	_
POR	0	0	_	_	_	_	_	_

Bit 7 **MDWEF**: 16-bit MDU error flag

0: Normal 1: Abnormal

This bit will be set to 1 if the data register MDUWRn is written or read as the MDU operation is executing. This bit should be cleared to 0 by reading the MDUWCTRL register if it is equal to 1 and the MDU operation is completed.

Bit 6 MDWOV: 16-bit MDU overflow flag

0: No overflow occurs

1: Multiplication product > FFFFH or Divisor = 0

When an operation is completed, this bit will be updated by hardware to a new value corresponding to the current operation situation.

Bit 5~0 Unimplemented, read as "0"

MDU Operation

For this MDU the multiplication or division operation is carried out in a specific way and is determined by the write access sequence of the six MDU data registers, MDUWR0~MDUWR5. The low byte data, regardless of the dividend, multiplicand, divisor or multiplier, must first be written into the corresponding MDU data register followed by the high byte data. All MDU operations will be executed after the MDUWR5 register is write-accessed together with the correct specific write access sequence of the MDUWRn. Note that it is not necessary to consecutively write data into the MDU data registers but must be in a correct write access sequence. Therefore, a non-write MDUWRn instruction or an interrupt, etc., can be inserted into the correct write access sequence without destroying the write operation. The relationship between the write access sequence and the MDU operation is shown in the following.

- 32-bit/16-bit division operation: Write data sequentially into the six MDU data registers from MDUWR0 to MDUWR5.
- 16-bit/16-bit division operation: Write data sequentially into the specific four MDU data registers in a sequence of MDUWR0, MDUWR1, MDUWR4 and MDUWR5 with no write access to MDUWR2 and MDUWR3.
- 16-bit×16-bit multiplication operation: Write data sequentially into the specific four MDU data registers in a sequence of MDUWR0, MDUWR4, MDUWR1 and MDUWR5 with no write access to MDUWR2 and MDUWR3.

Rev. 1.00 178 April 23, 2025



After the specific write access sequence is determined, the MDU will start to perform the corresponding operation. The calculation time necessary for these MDU operations are different. During the calculation time any read/write access to the six MDU data registers is forbidden. After the completion of each operation, it is necessary to check the operation status in the MDUWCTRL register to make sure that whether the operation is correct or not. Then the operation result can be read out from the corresponding MDU data registers in a specific read access sequence if the operation is correctly finished. The necessary calculation time for different MDU operations is listed in the following.

- 32-bit/16-bit division operation: 17×t_{SYS}.
- 16-bit/16-bit division operation: 9×t_{SYS}.
- 16-bit×16-bit multiplication operation: 11×t_{sys}.

The operation results will be stored in the corresponding MDU data registers and should be read out from the MDU data registers in a specific read access sequence after the operation is completed. Noe that it is not necessary to consecutively read data out from the MDU data registers but must be in a correct read access sequence. Therefore, a non-read MDUWRn instruction or an interrupt, etc., can be inserted into the correct read access sequence without destroying the read operation. The relationship between the operation result read access sequence and the MDU operation is shown in the following.

- 32-bit/16-bit division operation: Read the quotient from MDUWR0 to MDUWR3 and remainder from MDUWR4 and MDUWR5 sequentially.
- 16-bit/16-bit division operation: Read the quotient from MDUWR0 and MDUWR1 and remainder from MDUWR4 and MDUWR5 sequentially.
- 16-bit×16-bit multiplication operation: Read the product sequentially from MDUWR0 to MDUWR3.

The overall important points for the MDU read/write access sequence and calculation time are summarized in the following table. Note that the device should not enter the IDLE or SLEEP mode until the MDU operation is totally completed, otherwise the MDU operation will fail.

Operations Items	32-bit / 16-bit Division	16-bit / 16-bit Division	16-bit × 16-bit Multiplication
Write Sequence First write	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Dividend Byte 2 written to MDUWR2 Dividend Byte 3 written to MDUWR3 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Multiplicand Byte 0 written to MDUWR0 Multiplier Byte 0 written to MDUWR4 Multiplicand Byte 1 written to MDUWR1 Multiplier Byte 1 written to MDUWR5
Calculation Time	17 × t _{sys}	9 × t _{sys}	11 × t _{sys}
Read Sequence First read	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Quotient Byte 2 read from MDUWR2 Quotient Byte 3 read from MDUWR3 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Product Byte 0 read from MDUWR0 Product Byte 1 read from MDUWR1 Product Byte 2 read from MDUWR2 Product Byte 3 read from MDUWR3

MDU Operations Summary


Rev. 1.00 179 April 23, 2025



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains an external interrupt and several internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, Time Bases, EEPROM, UART and the A/D converter, etc.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.



Interrupt Structure

Rev. 1.00 180 April 23, 2025



Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The registers fall into three categories. The first is the INTC0~INTC3 registers which configure the primary interrupts. The second is the MFI0~MFI2 registers which configure the Multi-function interrupts. Finally there is an INTEG register to configure the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
Independent Over Voltage Protection	IOVPE	IOVPF	_
INT Pin	INTE	INTF	_
AC Zero-cross Detector	ACDE	ACDF	_
SPWM counter	SPCTE	SPCTF	_
SPWM phase	SPPHE	SPPHF	_
Over Circuit Protection	OCPnE	OCPnF	n=0~1
Over Voltage Protection	OVPE	OVPF	_
Under Voltage Protection	UVPE	UVPF	_
A/D Converter	ADE	ADF	_
UART Interface	URE	URF	_
Time Bases	TBnE	TBnF	n=0~1
Multi-function	MFnE	MFnF	n=0~2
EEPROM erase or write operation	DEE	DEF	_
СТМ	CTMnPE	CTMnPF	n=0~1
CTIVI	CTMnAE	CTMnAF	11-0~1
STM	STMPE	STMPF	
31W	STMAE	STMAF	_

Interrupt Register Bit Naming Conventions

Register	Bit								
Name	7	6	5	4	3	2	1	0	
INTEG	_	_	_	_	_	_	INTS1	INTS0	
INTC0	_	ACDF	INTF	IOVPF	ACDE	INTE	IOVPE	EMI	
INTC1	OCP1F	OCP0F	SPPHF	SPCTF	OCP1E	OCP0E	SPPHE	SPCTE	
INTC2	URF	ADF	UVPF	OVPF	URE	ADE	UVPE	OVPE	
INTC3	MF2F	MF1F	MF0F	DEF	MF2E	MF1E	MF0E	DEE	
MFI0	_	_	TB1F	TB0F	_	_	TB1E	TB0E	
MFI1	CTM1AF	CTM1PF	CTM0AF	CTM0PF	CTM1AE	CTM1PE	CTM0AE	CTM0PE	
MFI2	_	_	STMAF	STMPF	_	_	STMAE	STMPE	

Interrupt Register List

Rev. 1.00 181 April 23, 2025



• INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INTS1	INTS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt trigger edge selection for INT pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	ACDF	INTF	IOVPF	ACDE	INTE	IOVPE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 ACDF: AC zero-cross detector interrupt request flag

0: No request1: Interrupt request

Bit 5 INTF: INT interrupt request flag

0: No request1: Interrupt request

Bit 4 **IOVPF**: IOVP interrupt request flag

0: No request1: Interrupt request

Bit 3 ACDE: AC zero-cross detector interrupt control

0: Disable 1: Enable

Bit 2 INTE: INT interrupt control

0: Disable1: Enable

Bit 1 **IOVPE**: IOVP interrupt control

0: Disable 1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable

• INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	OCP1F	OCP0F	SPPHF	SPCTF	OCP1E	OCP0E	SPPHE	SPCTE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 OCP1F: OCP1 interrupt request flag

0: No request1: Interrupt request

Bit 6 OCP0F: OCP0 interrupt request flag

0: No request1: Interrupt request



Bit 5 SPPHF: SPWM Phase interrupt request flag

0: No request1: Interrupt request

Bit 4 SPCTF:SPWM Counter interrupt request flag

0: No request

1: Interrupt request

Bit 3 **OCP1E**: OCP1 interrupt control

0: Disable 1: Enable

Bit 2 **OCP0E**: OCP0 interrupt control

0: Disable 1: Enable

Bit 1 SPPHE: SPWM Phase interrupt control

0: Disable 1: Enable

Bit 0 SPCTE: SPWM Counter interrupt control

0: Disable 1: Enable

• INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	URF	ADF	UVPF	OVPF	URE	ADE	UVPE	OVPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 URF: UART interrupt request flag

0: No request1: Interrupt request

Bit 6 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 5 UVPF: UVP interrupt request flag

0: No request1: Interrupt request

Bit 4 **OVPF**: OVP interrupt request flag

0: No request1: Interrupt request

Bit 3 URE: UART interrupt control

0: Disable 1: Enable

Bit 2 ADE: A/D Converter interrupt control

0: Disable 1: Enable

Bit 1 UVPE: UVP interrupt control

0: Disable1: Enable

Bit 0 **OVPE**: OVP interrupt control

0: Disable1: Enable



• INTC3 Register

Bit	7	6	5	4	3	2	1	0
Name	MF2F	MF1F	MF0F	DEF	MF2E	MF1E	MF0E	DEE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 MF2F: Multi-functon 2 interrupt request flag

0: No request

1: Interrupt request

Bit 6 MF1F: Multi-function 1 interrupt request flag

0: No request1: Interrupt request

Bit 5 MF0F: Multi-function 0 interrupt request flag

0: No request1: Interrupt request

Bit 4 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 3 MF2E: Multi-function 2 interrupt control

0: Disable 1: Enable

Bit 2 MF1E: Multi-function 1 interrupt control

0: Disable 1: Enable

Bit 1 **MF0E**: Multi-functon 0 interrupt control

0: Disable 1: Enable

Bit 0 **DEE**: Data EEPROM interrupt control

0: Disable1: Enable

MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TB1F	TB0F	_	_	TB1E	TB0E
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 **TB0F**: Time Base 0 interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 3~2 Unimplemented, read as "0"

Bit 1 **TB1E**: Time Base 1 interrupt control

0: Disable 1: Enable

Bit 0 **TB0E**: Time Base 0 interrupt control

0: Disable 1: Enable



• MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1AF	CTM1PF	CTM0AF	CTM0PF	CTM1AE	CTM1PE	CTM0AE	CTM0PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTM1AF: CTM1 Comparator A match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 6 CTM1PF: CTM1 Comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 5 CTM0AF: CTM0 Comparator A match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 CTM0PF: CTM0 Comparator P match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3 CTM1AE: CTM1 Comparator A match interrupt control

0: Disable

1: Enable

Bit 2 CTM1PE: CTM1 Comparator P match interrupt control

0: Disable 1: Enable

Bit 1 CTM0AE: CTM0 Comparator A match interrupt control

0: Disable

1: Enable

Bit 0 CTM0PE: CTM0 Comparator P match interrupt control

0: Disable

1: Enable

• MFI2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	STMAF	STMPF	_	_	STMAE	STMPE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 STMAF: STM Comparator A match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.



Bit 4 STMPF: STM Comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

s serviced.

Bit 3~2 Unimplemented, read as "0"

Bit 1 STMAE: STM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **STMPE**: STM Comparator P match interrupt control

0: Disable 1: Enable

Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion, etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, all other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the Interrupt Structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

Independent Over Voltage Protection Interrupt

The Independent Over Voltage Protection Interrupt, namely IOVP Interrupt, is controlled by detecting the IOVPI input voltage. An IOVP Interrupt request will take place when the IOVP Interrupt request flag, IOVPF, is set, which occurs when the IOVP circuit detects an over voltage condition. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and IOVP Interrupt enable bit, IOVPE, must first be set. When the interrupt is enabled, the stack is not full and an over voltage condition is detected, a subroutine call to the IOVP Interrupt

Rev. 1.00 186 April 23, 2025



vector, will take place. When the interrupt is serviced, the IOVP Interrupt flag, IOVPF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as an external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the desired transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

AC Zero-cross Detector Interrupt

An AC Zero-cross Detector Interrupt request will take place when the AC Zero-cross Detector Interrupt request flag, ACDF, is set, which will occur when a transition, whose type is chosen by the corresponding edge select bits, appears on the AC zero-cross detector's comparator output. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the AC Zero-cross Detector Interrupt enable bit, ACDE, must first be set. Additionally the correct interrupt edge type must be selected using the ZXS1~ZXS0 bits in the ACDC register to enable the interrupt function and to choose the trigger edge type. When the interrupt is enabled, the stack is not full and the desired transition type appears on the AC zero-cross detector's comparator output, a subroutine call to the AC Zero-cross Detector Interrupt vector, will take place. When the interrupt is serviced, the AC Zero-cross Detector Interrupt flag, ACDF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

The ZXS1~ZXS0 bits are used to select the type of active edge that will trigger the AC Zero-cross Detector interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an interrupt. Note that the these bits can also be used to disable the AC Zero-cross Detector interrupt function.

SPWM Counter Interrupt

The SPWM Counter Interrupt is controlled by comparing the SPWM counter value with a preset value. An SPWM Counter Interrupt request will take place when its interrupt request flag, SPCTF, is set, which occurs when the SPWM counter matches the preset value. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and SPWM Counter Interrupt enable bit, SPCTE, must first be set. When the interrupt is enabled, the stack is not full and an compare match condition occurs, a subroutine call to the SPWM Counter Interrupt vector, will take place. When the interrupt is serviced, the SPWM Counter Interrupt flag, SPCTF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Rev. 1.00 187 April 23, 2025



SPWM Phase Interrupt

The SPWM Phase Interrupt is controlled by monitoring the sine wave table counter phase status. An SPWM Phase Interrupt request will take place when the SPWM Phase Interrupt request flag, SPPHF, is set, which occurs when the SPWM table counter phase change occurs. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the SPWM Phase Interrupt enable bit, SPPHE, must first be set. When the interrupt is enabled, the stack is not full and SPWM table counter phase change occurs, a subroutine call to the SPWM Phase Interrupt vector will take place. When the interrupt is serviced, the SPPHF flag will be automatically cleared and the EMI bit will also be automatically cleared to disable other interrupts.

Over Current Protection Interrupts

Within the device there are two Over Current Protection interrupts. The OCPn Interrupt is controlled by detecting the OCPnI input current. An OCPn Interrupt request will take place when the OCPn Interrupt request flag, OCPnF, is set, which occurs when the OCPn circuit detects an over current condition. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI, and OCPn Interrupt enable bit, OCPnE, must first be set. When the interrupt is enabled, the stack is not full and an over current condition is detected, a subroutine call to the OCPn Interrupt vector, will take place. When the interrupt is serviced, the OCPn Interrupt flag, OCPnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Over Voltage Protection Interrupt

The OVP Interrupt is controlled by detecting the OUVPI input voltage. An OVP Interrupt request will take place when the OVP Interrupt request flag, OVPF, is set, which occurs when the OUVP circuit detects an over voltage condition. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and OVP Interrupt enable bit, OVPE, must first be set. When the interrupt is enabled, the stack is not full and an over voltage condition is detected, a subroutine call to the OVP Interrupt vector, will take place. When the interrupt is serviced, the OVP Interrupt flag, OVPF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Under Voltage Protection Interrupt

The UVP Interrupt is controlled by detecting the OUVPI input voltage. An UVP Interrupt request will take place when the UVP Interrupt request flag, UVPF, is set, which occurs when the OUVP circuit detects an under voltage condition. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and UVP Interrupt enable bit, UVPE, must first be set. When the interrupt is enabled, the stack is not full and an under voltage condition is detected, a subroutine call to the UVP Interrupt vector, will take place. When the interrupt is serviced, the UVP Interrupt flag, UVPF, will be automatically cleared to disable other interrupts.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector will take place. When the interrupt

Rev. 1.00 188 April 23, 2025



is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

UART Interrupt

The UART Interrupt is controlled by several individual UART transfer conditions. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. To allow the program to branch to its interrupt vector addresses, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the corresponding UART Interrupt vector, will take place. When the UART Interrupt is serviced, the UART Interrupt flag, URF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. However, the USR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART Interface chapter.

EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM erase or write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM erase or write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the DEF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.


Time Base Interrupts

Time Base Interrupt is contained within the Multi-function Interrupts. The function of the Time Base Interrupts are to provide regular time signals in the form of an internal interrupt. They are controlled by the overflow signal from their respective internal timers. When this happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI, the Time Base enable bit, TB0E or TB1E, and associated Multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to the Multi-function Interrupt vector will take place. When the Time Base Interrupts are serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be automatically cleared. As the Time Base Interrupt flags will not be automatically cleared, it has to be cleared by the application program.

The purpose of the Time Base Interrupts are to provide an interrupt signal at fixed time periods. Their clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{PSC} , which in turn controls the Time Base interrupt period, is selected using the CLKSEL[1:0] bits in the PSCR register.

Rev. 1.00 189 April 23, 2025





Time Base Interrupts

PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL1	CLKSEL0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

00: f_{SYS} 01: f_{SYS}/4 1x: f_{SUB}

• TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	_	_	_	_	TB02	TB01	TB00
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB0ON**: Time Base 0 control

0: Disable

1: Enable

Bit 6~4 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Time Base 0 time-out period selection

 $\begin{array}{l} 000:\ 2^4/f_{PSC} \\ 001:\ 2^5/f_{PSC} \\ 010:\ 2^6/f_{PSC} \\ 011:\ 2^7/f_{PSC} \\ 100:\ 2^8/f_{PSC} \\ 101:\ 2^9/f_{PSC} \\ 110:\ 2^{10}/f_{PSC} \end{array}$

 $111: 2^{11}/f_{PSC}$

• TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB10N	_	_	_	_	TB12	TB11	TB10
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB1ON**: Time Base 1 control

0: Disable1: Enable

Bit 6~3 Unimplemented, read as "0"

Rev. 1.00 190 April 23, 2025



Bit $2{\sim}0$ **TB12~TB10**: Time Base 1 time-out period selection $000: 2^8/f_{PSC}$ $001: 2^9/f_{PSC}$ $010: 2^{10}/f_{PSC}$ $011: 2^{11}/f_{PSC}$ $100: 2^{12}/f_{PSC}$ $101: 2^{13}/f_{PSC}$ $101: 2^{13}/f_{PSC}$ $111: 2^{14}/f_{PSC}$ $111: 2^{15}/f_{PSC}$

Multi-function Interrupts

Within the device there are three Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the Time Base interrupts and TM interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag MFnF is set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the corresponding Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

TM Interrupts

The Compact and Standard TMs each have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For each of the Compact and Standard TMs there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI, the respective TM Interrupt enable bit and the relevant Multi-function Interrupt enable bit, MFnE, must also be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TM interrupt request flag will not be automatically cleared, it has to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though this device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be

Rev. 1.00 191 April 23, 2025



disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake-up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Configuration Options


Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. The option must be defined for proper system function, the details of which are shown in the table.

No.	Options			
IOVP Re	IOVP Reference Voltage (V _{RO}) Option			
1	IOVP V _{RO} selection:			
	AV _{DD} ×4/64, AV _{DD} ×3/64, AV _{DD} ×2/64 or AV _{DD} ×1/64			

Rev. 1.00 192 April 23, 2025



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.00 194 April 23, 2025



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.00 195 April 23, 2025



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data m: Data Memory address

A: Accumulator i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Opera	tion		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m]	Skip if Data Memory is not zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read O	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

^{2.} Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected			
Arithmetic						
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC			
LADDM A,[m]	Add ACC to Data Memory	2 ^{Note}	Z, C, AC, OV, SC			
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC			
LADCM A,[m]	Add ACC to Data memory with Carry	2 ^{Note}	Z, C, AC, OV, SC			
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ			
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ			
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ			
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ			
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 ^{Note}	С			
Logic Operation	on					
LAND A,[m]	Logical AND Data Memory to ACC	2	Z			
LOR A,[m]	Logical OR Data Memory to ACC	2	Z			
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z			
LANDM A,[m]	Logical AND ACC to Data Memory	2 ^{Note}	Z			
LORM A,[m]	Logical OR ACC to Data Memory	2 ^{Note}	Z			
LXORM A,[m]	Logical XOR ACC to Data Memory	2 ^{Note}	Z			
LCPL [m]	Complement Data Memory	2 ^{Note}	Z			
LCPLA [m]	Complement Data Memory with result in ACC	2	Z			
Increment & D	ecrement					
LINCA [m]	Increment Data Memory with result in ACC	2	Z			
LINC [m]	Increment Data Memory	2 ^{Note}	Z			
LDECA [m]	Decrement Data Memory with result in ACC	2	Z			
LDEC [m]	Decrement Data Memory	2 ^{Note}	Z			
Rotate						
LRRA [m]	Rotate Data Memory right with result in ACC	2	None			
LRR [m]	Rotate Data Memory right	2 ^{Note}	None			
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С			
LRRC [m]	Rotate Data Memory right through Carry	2 ^{Note}	С			
LRLA [m]	Rotate Data Memory left with result in ACC	2	None			
LRL [m]	Rotate Data Memory left	2 ^{Note}	None			
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С			
LRLC [m]	Rotate Data Memory left through Carry	2 ^{Note}	С			
Data Move	Data Move					
LMOV A,[m]	Move Data Memory to ACC	2	None			
LMOV [m],A	Move ACC to Data Memory	2 ^{Note}	None			
Bit Operation						
LCLR [m].i	Clear bit of Data Memory	2 ^{Note}	None			
LSET [m].i	Set bit of Data Memory	2 ^{Note}	None			

Rev. 1.00 198 April 23, 2025



Mnemonic	Description	Cycles	Flag Affected		
Branch					
LSZ [m]	Skip if Data Memory is zero	2 ^{Note}	None		
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 ^{Note}	None		
LSNZ [m]	Skip if Data Memory is not zero	2 ^{Note}	None		
LSZ [m].i	Skip if bit i of Data Memory is zero	2 ^{Note}	None		
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 ^{Note}	None		
LSIZ [m]	Skip if increment Data Memory is zero	2 ^{Note}	None		
LSDZ [m]	Skip if decrement Data Memory is zero	2 ^{Note}	None		
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 ^{Note}	None		
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 ^{Note}	None		
Table Read					
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None		
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 ^{Note}	None		
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None		
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 ^{Note}	None		
Miscellaneous					
LCLR [m]	Clear Data Memory	2 ^{Note}	None		
LSET [m]	Set Data Memory	2 ^{Note}	None		
LSWAP [m]	Swap nibbles of Data Memory	2 ^{Note}	None		
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None		

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

^{2.} Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{aligned} & \text{Operation} & & [m] \leftarrow ACC + [m] + C \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \text{ "AND" [m]}$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "AND" x

Affected flag(s) Z

Rev. 1.00 200 April 23, 2025



ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s) Z

CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack \leftarrow Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

 $\begin{aligned} & \text{Operation} & & [m].i \leftarrow 0 \\ & \text{Affected flag(s)} & & \text{None} \end{aligned}$

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement).

Bits which previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow [m]$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement).

Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result

is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$



DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s)

DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

 $PDF \leftarrow 1$

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$

Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation

Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "OR" [m]

Affected flag(s) Z

OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "OR" x

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$



RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

Rev. 1.00 204 April 23, 2025



RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ



SBC A, x Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation $ACC \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

 $\label{eq:operation} \begin{aligned} &\text{Operation} && [m] \leftarrow ACC - [m] - C \\ &\text{Affected flag(s)} && \text{OV, Z, AC, C, SC, CZ} \end{aligned}$

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i \leftarrow 1 Affected flag(s) None

Rev. 1.00 206 April 23, 2025



SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$

Affected flag(s) None

SNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ



SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds

with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.00 208 April 23, 2025



TABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBLP and

TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program \ code \ (low \ byte)$

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

ITABRD [m] Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory Description Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified

Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

ITABRDL [m] Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "XOR" x



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C, SC

LADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

LADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:operation} \begin{array}{ll} \text{Operation} & [m] \leftarrow ACC + [m] \\ \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC} \end{array}$

LAND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \text{ "AND" [m]}$

Affected flag(s) Z

LANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$



LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

 $\begin{aligned} & \text{Operation} & & [m].i \leftarrow 0 \\ & \text{Affected flag(s)} & & \text{None} \end{aligned}$

LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow [m]$

Affected flag(s) Z

LCPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement).

Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result

is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

LDAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s) C

LDEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$



LDECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

LINC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

LINCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

LMOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$

Affected flag(s) None

LMOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$

Affected flag(s) None

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \text{ "OR" [m]}$

Affected flag(s) Z

LORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$



LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

LRLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

LRLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow [m].0$

Affected flag(s) None



LRRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

LRRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

LSBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - C$

Affected flag(s) OV, Z, AC, C, SC, CZ

LSBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - C$

Affected flag(s) OV, Z, AC, C, SC, CZ



LSDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

LSDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0, the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

LSET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$

Affected flag(s) None

LSET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i \leftarrow 1 Affected flag(s) None

LSIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None



LSIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

LSNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a three

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s) None

LSNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

LSUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ



LSWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s) None

LSWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3\sim ACC.0 \leftarrow [m].7\sim [m].4$

 $ACC.7{\sim}ACC.4 \leftarrow [m].3{\sim}[m].0$

Affected flag(s) None

LSZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

LSZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

LSZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

LTABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and

TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None



LTABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

LITABRD [m] Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

LITABRDL [m] Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LXOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \text{"XOR" [m]}$

Affected flag(s) Z

LXORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

Rev. 1.00 218 April 23, 2025



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



24-pin SSOP (150mil) Outline Dimensions








Chal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А		0.236 BSC		
В		0.154 BSC		
С	0.008	_	0.012	
C'		0.341 BSC		
D	_	_	0.069	
E	0.025 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	


Sumb al	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	6.00 BSC			
В		3.90 BSC		
С	0.20	_	0.30	
C'	8.66 BSC			
D	_	_	1.75	
E	0.635 BSC			
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	

Rev. 1.00 220 April 23, 2025



28-pin SSOP (150mil) Outline Dimensions







Comphal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.236 BSC			
В		0.154 BSC		
С	0.008	_	0.012	
C'	0.390 BSC			
D	_	_	0.069	
E	0.025 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Complete I	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	6.00 BSC			
В		3.90 BSC		
С	0.20	_	0.30	
C'	9.90 BSC			
D	_	_	1.75	
E	0.635 BSC			
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	



Copyright® 2025 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

Rev. 1.00 222 April 23, 2025